

# Electrical Characteristics of Triple-Gate RSO Power MOSFET (TGRMOS) with Various Gate Configurations and Bias Conditions

Kyoung Il Na, Jongil Won, Jin-Gun Koo, Sang Gi Kim, Jongdae Kim, Yil Suk Yang, and Jin Ho Lee

In this paper, we propose a triple-gate trench power MOSFET (TGRMOS) that is made through a modified RESURF stepped oxide (RSO) process, that is, the nitride\_RSO process. The electrical characteristics of TGRMOSs, such as the blocking voltage ( $BV_{DS}$ ) and on-state current ( $I_{D,MAX}$ ), are strongly dependent on the gate configuration and its bias condition. In the nitride\_RSO process, the thick single insulation layer ( $SiO_2$ ) of a conventional RSO power MOSFET is changed to a multilayered insulator ( $SiO_2/SiN_x/TEOS$ ). The inserted  $SiN_x$  layer can create the selective etching of the TEOS layer between the gate oxide and poly-Si layers. After additional oxidation and the poly-Si filling processes, the gates are automatically separated into three parts. Moreover, to confirm the variation in the electrical properties of TGRMOSs, such as  $BV_{DS}$  and  $I_{D,MAX}$ , simulation studies are performed on the function of the gate configurations and their bias conditions.  $BV_{DS}$  and  $I_{D,MAX}$  are controlled from 87 V to 152 V and from 0.14 mA to 0.24 mA at a 15-V gate voltage. This  $I_{D,MAX}$  variation indicates the specific on-resistance modulation.

**Keywords:** Superjunction (SJ), RSO process, TDMOS, power MOSFET, multigate.

Manuscript received Apr. 20, 2012; revised Nov. 12, 2012; accepted Nov. 26, 2012.

This work was supported by the IT R&D program of MKE/KEIT [10035171, Development of High Voltage/ Current Power Module and ESD for BLDC Motor].

Kyoung Il Na (phone: +82 42 860 5324, kina@etri.re.kr), Jongil Won (moseho@etri.re.kr), Jin-Gun Koo (jgkoo@etri.re.kr), Sang Gi Kim (sgkim@etri.re.kr), Yil Suk Yang (ysyang@etri.re.kr), and Jin Ho Lee (leejinho@etri.re.kr) are with the Components & Materials Research Laboratory, ETRI, Daejeon, Rep. of Korea.

Jongdae Kim (jdkim@etri.re.kr) is with the Strategy & Planning Division, ETRI, Daejeon, Rep. of Korea.

<http://dx.doi.org/10.4218/etrij.13.0112.0246>

## I. Introduction

Applying superjunction (SJ) concepts to a power device is the most promising way to overcome the tradeoff between the blocking voltage ( $BV_{DS}$ ) and the specific on-resistance ( $R_{ON,SPEC}$ ) [1]-[7], which indicates a breakthrough of the “silicon limit” for discrete power devices with inherent characteristics, such as a low  $R_{ON,SPEC}$  and high-speed switching. SJ power MOSFETs are generally fabricated using a charge compensation [1]-[5] or vertical field plate method [6]-[8]. Ideally, the charge compensation method is applied using alternatively-stacked p and n layers with multi-implantation/epitaxial growth or deep etching/epitaxial growth [3]-[5] technologies without a charge imbalance issue. A vertical field plate is fabricated using the local oxidation of silicon (LOCOS) vertically or RESURF stepped oxide (RSO) processes. In particular, trench power MOSFETs created using LOCOS or RSO can have two gate regions (a “control gate” and “split gate” in the channel and drift regions, respectively) through an intentional modification of the fabrication process. The electrical characteristics of these devices, such as  $BV_{DS}$ ,  $R_{ON,SPEC}$ , and gate charge ( $Q_{gd}$ ), are strongly dependent on the split gate bias condition [9], [10].

In this paper, we propose the use of a triple-gate RSO MOSFET (TGRMOS) generated using a modified RSO process and investigate the variation of electrical properties based on the configuration of three separated gates and their bias conditions.

## II. Device Fabrication and Gate Configuration

To make the RSO-type SJ power MOSFET with three gate




Fig. 1. Schematic of top layout for fabrication of TGRMOS.




Fig. 2. Diagrams of TGRMOS process flows: (a) trench etch, (b)  $\text{SiO}_2/\text{SiN}_x/\text{TEOS}$  deposition, (c) first poly-Si filling, (d) poly-Si and TEOS etch-back to channel length, (e) thermal oxidation to gates' separation and second poly-Si deposition, and (f) implantation and metallization.

electrodes, we use the nitride\_RSO process [11], which allows the thick single insulation layer ( $\text{SiO}_2$ ) of a conventional RSO power MOSFET to be converted to a multilayered insulator ( $\text{SiO}_2/\text{SiN}_x/\text{TEOS}$ ). This conversion allows us to easily control the thickness of the insulation layer, since the insertion of  $\text{SiN}_x$  film during the nitride\_RSO process has an advantage in terms of the etching selectivity between the  $\text{SiO}_2$  and  $\text{SiN}_x$  layers. Figure 1 shows the top layout of the TGRMOS unit cell with the three gate parts in one trench region. The process flows proposed to fabricate the TGRMOS are shown in Fig. 2. First, a deep trench is formed using a reactive ion etching process




Fig. 3. Schematic cross-sectional views of TGRMOS with gate bias configuration: (a) S&FG\_mode, (b) SG\_mode, (c) DG\_mode, and (d) TG\_mode.

(Fig. 2(a)). The  $\text{SiO}_2/\text{SiN}_x/\text{TEOS}$  layers are then deposited (Fig. 2(b)). The electrical properties of TGRMOS are strongly dependent on the final thickness of the  $\text{SiO}_2/\text{SiN}_x/\text{TEOS}$  layers. The initially doped void-free poly-Si is filled using low pressure chemical vapor deposition (Fig. 2(c)). The poly-Si is etched to open the TEOS layer, and the etching rate of the TEOS layer is delicately controlled because the final channel length is defined by this step (Fig. 2(d)). The thermal oxidation process is then performed to separate the three gate regions. Next, the second doped poly-Si is deposited again (Fig. 2(e)). Finally, such fabrication processes as channel implantation, drive-in, source and  $p^+$  region definition, wafer thinning, and metallization are performed (Fig. 2(f)).

Figure 3 shows the four gate bias configurations of TGRMOS. Figure 3(a) shows the single-gate mode with a floating gate (called "S&FG\_mode"), that is,  $V_{G1} = V_{G2}$  and  $V_{G3} = \text{floating}$ . Figure 3(b) shows the single-gate mode (called "SG\_mode")  $V_{G1} = V_{G2} = V_{G3}$ , which is the same as that of a conventional RSO MOSFET [6]-[8]. Figure 3(c) shows the double-gate mode (called "DG\_mode"), as  $V_{G3}$  is separated from the  $V_{G1}=V_{G2}$  common bias, which is the same as that of the split gate RSO MOSFET [9]-[10]. Finally, the triple-gate mode (called "TG\_mode") configuration is shown in Fig. 3(d). Three gates can be operated independently.




Fig. 4. Drain current vs. drain voltage properties between S&FG\_mode and SG\_mode in TGRMOS.

### III. Simulation Results of TGRMOS Operation

#### 1. Single-Gate Mode vs. Single- and Floating-Gate Mode

To compare the electrical characteristics of the S&FG\_mode operations in TGRMOS to those of the SG\_mode operations in TGRMOS, the  $BV_{DS}$ , threshold voltage ( $V_{TH}$ ), and  $I_D$  ( $V_D$ ) are investigated using a Silvaco TCAD simulator based on an 8- $\mu\text{m}/0.8\text{-}\Omega\text{-cm}$  epitaxially grown substrate. The properties of  $V_{TH}$  and  $BV_{DS}$  in the S&FG\_mode and the SG\_mode in TGRMOS are similar, and their values are about 3.5 V and 118 V, respectively. However, the drain-current drivability is different in the two modes, as shown in Fig. 4. At  $V_G = 15$  V and  $V_D = 20$  V, the drain-current level of the S&FG\_mode and the SG\_mode is about  $4 \times 10^{-5}$  A and  $1.4 \times 10^{-4}$  A per unit cell pitch, respectively, which is a 3.5-fold improvement achieved during the SG\_mode operation. In the SG\_mode in TGRMOS, several electrons are accumulated along the RSO region during an on-state, owing to the highly positive bias supplied in the deep trench region. These electron accumulations with the x-direction cutline in the RSO region are the cause of the increasing current density in the RSO and drift interface region, as shown in Fig. 5. However, in the S&FG\_mode, the electron accumulation is relatively decreased by the floating gate.

#### 2. Double-Gate Mode

For the case of the DG\_mode bias condition, the potential distributions of the TGRMOS in the drift region with various  $V_{G3}$  bias conditions are shown in Fig. 6. When the drain bias is changed from 0 V to  $BV_{DS}$ ,  $V_{G3}$  is maintained at 0 V, 40 V, and -40 V, and  $V_{G1}$  and  $V_{G2}$  are connected to the ground. In the case of  $V_{G3} = 0$  V, as shown in Fig. 6(a), the potential lines are pushed toward the substrate, resulting in a highly electrical




Fig. 5. Current density of TGRMOS with SG\_mode and S&FG\_mode operation.




Fig. 6. At blocking mode, potential distribution in drift region of DG\_mode TGRMOS with various  $V_{G3}$  bias conditions: (a)  $V_{G1} = V_{G2} = V_{G3} = V_S = 0$  V ( $BV_{DS} = 116$  V), (b)  $V_{G1} = V_{G2} = V_S = 0$  V and  $V_{G3} = 40$  V ( $BV_{DS} = 152$  V), and (c)  $V_{G1} = V_{G2} = V_S = 0$  V and  $V_{G3} = -40$  V ( $BV_{DS} = 87$  V).

field focused at the trench bottom ( $BV_{DS} = 116$  V). As  $V_{G3}$  is applied with a highly positive bias ( $V_{G3} = 40$  V), the potential is focused at the trench bottom and the drift junction, as shown in Fig. 6(b). This effect improves the  $BV_{DS}$  property to 152 V, owing to an increase in the vertical field effect along the RSO region. On the contrary, Fig. 6(c) shows that as a negative bias is supplied at  $V_{G3}$  ( $V_{G3} = -40$  V), the potential lines at the trench bottom region are more concentrated than in the  $V_{G3} = 0$  V or  $V_{G3} = 40$  V condition, which indicates the lowering of  $BV_{DS}$  ( $BV_{DS} = 87$  V).

Figure 7 shows that the drain current drivability of the TGRMOS strongly depends on the  $V_{G3}$  bias condition. At this time,  $V_{G1}$  and  $V_{G2}$  are supplied 15 V. In the cases of  $V_{G3} = 0$  V, 40 V, and -40 V, the drain currents are about  $4.0 \times 10^{-5}$  A,  $2.4 \times 10^{-4}$  A, and  $2.0 \times 10^{-13}$  A, respectively. This large difference from the  $V_{G3}$  bias condition can be explained by the electron concentration in the drift region, as shown in Fig. 8. In the case of  $V_{G3} = -40$  V, the electron concentration in the drift region has a convex shape, and its level is too low compared to the other conditions, which means a lower drain current. In the case of  $V_{G3} = 0$  V, however, the electron concentration is not




Fig. 7. Drain current vs. drain voltage of TGRMOS with various  $V_{G3}$  bias conditions in DG\_mode.  $V_{G1}$  and  $V_{G2}$  are supplied 15 V.




Fig. 8. Electron concentration of TGRMOS in drift region with various  $V_{G3}$  bias conditions and  $V_{G1} = V_{G2} = 15$  V.

limited by a strong negative bias. A large portion of the electron concentration is located in the central drift region. The electrons flow through the overall drift region. When  $V_{G3}$  is 40 V, an approximately tenfold electron concentration is also accumulated at the RSO and drift interface region. This phenomenon becomes the main evidence of an improvement in the drain current. In contrast, the electron concentration in the central region of the device decreases relatively.

### 3. Triple-Gate Mode

In the TGRMOS, the  $V_{G1}$  and  $V_{G2}$  are independently operated, which means that the negative bias can be intentionally supplied at  $V_{G1}$  or  $V_{G2}$ . The hole current at this configuration can be effectively controlled using a negative




Fig. 9. Hole current density in device on-state: (a) DG\_mode and (b) TG\_mode with negative bias.




Fig. 10.  $BV_{DS}$  and  $I_{D,MAX}$  properties in TGRMOS with TG\_mode and DG\_mode under various  $V_{G3}$  bias conditions.

bias, as shown in Fig. 9. In spite of this bias condition, the  $BV_{DS}$  is still maintained at a similar level compared to the DG\_mode, as shown in Fig. 10. However, the drain current is decreased by about 50% compared with the DG\_mode operation because only one side-channel is turned on. For an improvement of the switch properties of the power device, these results show that the generated electron and hole pairs from the thermal and impact ionization effects can be quickly exhausted to the drain and  $P^+$  region through separate paths.

### IV. Conclusion

We proposed a triple-gate vertical power MOSFET (TGRMOS) that is made through a modified RSO process. This device can be operated in various operation modes, such as single- and floating-gate mode (S&FG\_mode), single-gate mode (SG\_mode), double-gate mode (DG\_mode), and triple-gate mode (TG\_mode).  $BV_{DS}$  and  $I_{D,MAX}$  are strongly

dependent on the gate configurations and their operation voltages, owing to a modulation of the electric potential in the drift region. The simulation results show that the maximum value of  $BV_{DS}$  and  $I_{D,MAX}$  are attained in the DG\_mode and TG\_mode operations as  $V_{G3}$  is applied to 40 V. In the case of the TG\_mode operation, in particular, the hole and electron paths can be separated when  $V_{G1}$  or  $V_{G2}$  electrodes supply a negative bias.

## References

- [1] W. Saito et al., "High Breakdown Voltage (>1000 V) Semi-Superjunction MOSFETs Using 600-V Class Superjunction MOSFET Process," *IEEE Trans. Electron Devices*, vol. 52, no. 10, Oct. 2005, pp. 2317-2322.
- [2] Y. Miura, H. Ninomiya, and K. Kobayashi, "High Performance Superjunction UMOSFETs with Split P-Columns Fabricated by Multi-Ion-Implantations," *Proc. ISPSD*, May 2005, pp. 1-4.
- [3] Y.H. Lho and Y.S. Yang, "Design of 100-V Super-Junction Trench Power MOSFET with Low On-Resistance," *ETRI J.*, vol. 34, no. 1, Feb. 2012, pp. 134-137.
- [4] S. Yamauchi et al., "Fabrication of High Aspect Ratio Doping Region by Using Trench Filling of Epitaxial Si Growth," *Proc. ISPSD*, June 2001, pp. 363-366.
- [5] T. Minato et al., "Which is Cooler, Trench or Multi-Epitaxy? Cutting Edge Approach for the Silicon Limit by the Super Trench Power MOS-FET (STM)," *Proc. ISPSD*, May 2000, pp. 73-76.
- [6] G.E.J. Koops et al., "Resurf Stepped Oxide (RSO) MOSFET for 85V Having a Record Low Specific On-Resistance," *Proc. ISPSD*, May 2004, pp. 185-188.
- [7] W.S. Son et al., "A New Structure SOI LDMOSFET Structure with a Trench in the Drift Region for a PDP Scan Driver IC," *ETRI J.*, vol. 26, no. 1, Feb. 2004, pp. 7-12.
- [8] P. Moens et al., "XtreMOS: The First Integrated Power Transistor Breaking the Silicon Limit," *Proc. IEDM*, Dec. 2006, pp. 1-4.
- [9] Q. Jiang, M. Wang, and X. Chen, "A High-Speed Deep-Trench MOSFET with a Self-Biased Split Gate," *IEEE Trans. Electron Devices*, vol. 57, no. 8, Aug. 2010, pp. 1972-1977.
- [10] K. Vershinin et al., "A New Method to Improve Tradeoff Performance for Advanced Power MOSFETs," *IEEE Electron Device Lett.*, vol. 30, no. 4, Apr. 2009, pp. 416-418.
- [11] K.I. Na et al., "Simulation and Fabrication Studies of Semi-superjunction Trench Power MOSFETs by RSO Process with Silicon Nitride Layer," *ETRI J.*, vol. 34, no. 6, Dec. 2012, pp. 962-965.



**Kyoung Il Na** received his double PhD in electrical engineering from Kyungpook National University, Daegu, Rep. of Korea, and Institut Polytechnique de Grenoble (INPG), Grenoble, Isère, France, in 2009. He was a research scientist with IMEP-LAHC, Grenoble INP, France. In 2010, he joined ETRI, Daejeon, Rep. of Korea, where he is currently working on silicon high power devices and multigate SOI devices for low power logic/memory application.



**Jongil Won** received his BS and MS in electronics engineering from Seokyeong University, Seoul, Rep. of Korea, in 2008 and 2010, respectively. He has been a member of the engineering staff at ETRI, Daejeon, Rep. of Korea, since 2011. His research interests include power semiconductor devices, such as power MOSFETs and IGBTs, as well as electrostatic discharge (ESD) protection circuit design.



**Jin-Gun Koo** was born in Masan, Rep. of Korea, in 1955. He received his BS and ME in electronics engineering from Kyungpook National University, Daegu, Rep. of Korea, in 1980 and 1992, respectively. From 1980 to 1985, he was with the Korean Institute of Electronics Technology (KIET), where he designed silicon-based devices and worked on the process integration of high-speed bipolar transistors. In 1986, he joined ETRI, Daejeon, Rep. of Korea, where his work has focused on semiconductors. His interests include MEMS and sensors, power ICs, and semiconductors' equipment and facilities.



**Sang Gi Kim** received his MS and PhD in physics from Yeungnam University, Gyongbuk, Rep. of Korea, in 1989 and 1996, respectively. In 1981, he joined the Semiconductor Division of ETRI, Daejeon, Rep. of Korea, where he has been working on materials science and device characterization in advanced LDMOS and technology for power devices. His work also includes the development of oxide, silicon, and metal dry etching processes, the development of CMP processes, and the development of technology for trench etching and trench gate devices.

**Jongdae Kim** received his BS and MS in electronics engineering from Kyungpook National University, Daegu, Rep. of Korea, in 1982 and 1984, respectively. In 1994, he received his PhD in electrical and computer engineering from the University of New Mexico, Albuquerque, NM, USA. From 1984 to 1989, he was with ETRI, Daejeon, Rep. of Korea, where he designed silicon-based devices and worked on the process integration of DRAM and CMOS technology. In 1994, he rejoined ETRI. His research interests include power integrated circuits for display driving ICs, micro DC-DC converters, and circuit design and IPs based on IT-NT convergence technology. He has published over 150 technical papers in international journals and conference proceedings. He is a senior member of the IEEE Electron Devices Society and the Institute of Electronics Engineering of Korea.



**Yil Suk Yang** received his BS, MS, and PhD from the School of Electrical Engineering & Computer Science at Kyungpook National University, Daegu, Rep. of Korea, in 1989, 1994, and 2008, respectively. Before joining ETRI, Daejeon, Rep. of Korea, in 1999, he was with LG Semiconductor. Since 1999, he has worked in the ETRI Basic Research Laboratory, where he has been engaged in research of low power circuit design, high energy efficiency circuit design, and power electronics design.



**Jin Ho Lee** received his BS in physics from Kyungpook National University, Daegu, Rep. of Korea, in 1980 and his MS from Korea University, Seoul, Rep. of Korea, in 1982. He received his PhD from Kyungpook National University in 1998. He joined ETRI, Daejeon, Rep. of Korea, in 1982. He has been working on the development of semiconductor devices and advanced flat panel display devices, such as memory devices, TFTs, flexible devices, and power devices. At present, Dr. Lee is the managing director of the IT Components and Materials Industry Technology Research Department in ETRI.