ETRI-Knowledge Sharing Plaform

KOREAN
논문 검색
Type SCI
Year ~ Keyword

Detail

Journal Article A Cable Modem Receiver Supporting Four Upstream Channels
Cited 0 time in scopus Share share facebook twitter linkedin kakaostory
Authors
Jae-Ho Lee, Dong-Joon Choi, Soo-In Lee, Whan-Woo Kim
Issue Date
2011-08
Citation
IEEE Transactions on Consumer Electronics, v.57, no.3, pp.1105-1111
ISSN
0098-3063
Publisher
IEEE
Language
English
Type
Journal Article
DOI
https://dx.doi.org/10.1109/TCE.2011.6018862
Abstract
A receiver of upstream cable modem (CM) for data over cable service interface specifications (DOCSIS) 3.0 is proposed and implemented in field programmable gate arrays (FPGAs). The receiver, which can demodulate four upstream channels simultaneously, consists of a digital down converter (DDC), a pre-forward error correction (FEC) and a FEC decoder. In DDC, fixed decimation and variable decimation with respect to symbol rate are used to remove adjacent channel images. An automatic gain control (AGC) uses a power calculation in a packet detection (PD) to reduce hardware complexity. Coefficients of symbol timing estimation (STE) use the sign of preamble symbols for eliminating multipliers. In addition, STE operates only for some parts of preamble to save power consumption. We simulate estimated AGC values, success probability of STE, estimated frequency offsets. In addition, it is found that when the bit error rate (BER) of the pre-FEC of 64QAM is 10-5, the required Eb/N0 is 19.5 dB under the conditions of additive white Gaussian noise (AWGN), a frequency offset, and echo channel. We measure the spectrum of DDC output, an estimated AGC value, and an estimated frequency offset, and experiment on FEC decoder. Measured results show the maximum transmitted error vector magnitude (EVM) of 1.54 % and the maximum received EVM of 2.67%. © 2006 IEEE.
KSP Keywords
Additive white Gaussian noise(AWGN), Adjacent channel, Automatic Gain Control(AGC), Bit Error rate, Data over cable service interface specifications(DOCSIS), Digital Down Converter, Estimated frequency, Field-Programmable Gate Array(FPGA), Forward Error Correction(FEC), Hardware Complexity, Power Consumption