ETRI-Knowledge Sharing Plaform



논문 검색
구분 SCI
연도 ~ 키워드


학술대회 An Implementation of GSG with Parallel Outputs Targeting MIMO Detector
Cited 0 time in scopus Download 0 time Share share facebook twitter linkedin kakaostory
황수연, 박기윤, 박형준, 장경선
Vehicular Technology Conference (VTC) 2008 (Fall), pp.1-5
08MM1100, 4세대 이동통신을 위한 적응 무선접속 및 전송 기술개발, 김영진
Existing GSG (Gold Sequence Generator) generates only 1 bit data per clock cycle. Thus it may cause delay to the data communications. In this paper, we propose the GSG with parallel outputs for high speed data communications. Through simple matrix multiplications, we could not only derive a recursive formula in parallel form but also implement the GSG with multiple outputs. Experimental results show that though the total area and clock period of the proposed scheme are 3-13% and 21-23% larger than those of the existing scheme, our GSGs with parallel outputs improve 2, 4 and 6 times the throughput, respectively, compared with the existing GSG with single output. We also applied our GSGs to a MMSE-SIC receiver for MIMO-OFDMA systems. Therefore, we remarkably improve the throughput of the MIMO detector with the parallel processing of the data communications. ©2008 IEEE.
Gold sequence generator, Linear feedback shift register, MIMO-OFDMA systems, MMSE-SIC detection algorithm, Pseudorandom noise code
KSP 제안 키워드
Clock Cycle, Clock Period, Detection algorithm, Gold Sequence, High speed data, Linear feedback shift register, MIMO detector, MIMO-OFDMA, MMSE-SIC, OFDMA systems, Parallel Processing