ETRI-Knowledge Sharing Plaform

ENGLISH

성과물

논문 검색
구분 SCI
연도 ~ 키워드

상세정보

학술대회 3D SiP Module using TSV and Novel Solder Bump Maker
Cited 4 time in scopus Download 0 time Share share facebook twitter linkedin kakaostory
저자
배현철, 최광성, 엄용성, 임병옥, 성기준, 정성해, 김병기, 강인수, 문종대
발행일
201006
출처
Electronic Components and Technology Conference (ECTC) 2010, pp.1637-1641
DOI
https://dx.doi.org/10.1109/ECTC.2010.5490765
협약과제
10MB2100, 웨이퍼레벨 3차원 IC 설계 및 집적기술, 최광성
초록
In this paper, a 3D system in package (SiP) module using through silicon vias (TSV) and novel solder bump maker (SBM) has been presented. The SBM is a paste material which is composed of the solder powder and polymer resin. The polymer resin had the smart properties to eliminate the oxide layers on the solder powder and electrode and to form the solder bumps on the electrodes using the rheological behavior of the droplets without any aligning methods. The five chips with TSVs were stacked on a Si interposer with the three redistribution layers (RDL) using the solder bumps formed by SBM and a fluxless underfill material. © 2010 IEEE.
KSP 제안 키워드
3D SiP, 3D system, Oxide layer, Polymer resin, Redistribution layer, Rheological Behavior, Si interposer, Smart properties, Solder bump, System in package(SIP), Through silicon vias(TSV)