ETRI-Knowledge Sharing Plaform

ENGLISH

성과물

논문 검색
구분 SCI
연도 ~ 키워드

상세정보

학술지 Developing TEI-aware Ultra Low Power SoC Platforms for IoT Endnodes
Cited 4 time in scopus Download 7 time Share share facebook twitter linkedin kakaostory
저자
한규승, 이석호, 오광일, 배영환, 장형욱, 이재진, 이우주, Massoud Pedram
발행일
202103
출처
IEEE Internet of Things Journal, v.8 no.6, pp.4642-4656
ISSN
2327-4662
출판사
IEEE
DOI
https://dx.doi.org/10.1109/JIOT.2020.3027479
협약과제
20HS1800, 경량 RISC-V 기반 초저전력 인텔리전트 엣지 지능형반도체 기술 개발, 이재진
초록
Ranging from circuit-level characterization to designing a platform architecture, developing a design automation tool, and fabricating a System on Chip (SoC), this article deals with the entire development process for ultralow-power (ULP) SoCs for Internet-of-Things (IoT) end nodes. More precisely, this article first focuses on the unique characteristics of the ULP circuits, the temperature effect inversion (TEI), i.e., the delay of the ULP circuits decreases with increasing temperature. Existing TEI-Aware low-power (TEI-LP) techniques have incredible potential to further reduce the power consumption of conventional ULP SoCs, but there is a critical limitation to be widely adopted in real SoCs. To address this limitation and realize the ULP SoCs that can fully benefit from the TEI-LP techniques, this article proposes a new TEI-inspired SoC platform (TIP) architecture. On top of that, taking into account that the highly complex, time consuming, and labor-intensive development process of these ULP SoCs may hinder their widespread use for IoT end nodes, this article presents a new electronic design automation tool to accelerate ULP SoC development, RISC-V express (RVX). Finally, by using the RVX, this article introduces a TIP prototyping chip fabricated in 28-nm FD-SOI technology. This chip demonstrates that power savings of up to 35% can be achieved by lowering the supply voltage from 0.54 to 0.48 V at 25 °C and 0.44 V at 80 °C while continuing to operate at a target 50-MHz clock frequency.
키워드
Design automation, Internet-of-Things (IoT) device, low power, RISC-V, System on Chip (SoC)
KSP 제안 키워드
28nm FD-SOI, 48 V, Clock frequency, Electronic Design Automation(EDA), Increasing temperature, Internet of thing(IoT), Platform architecture, Power Consumption, RISC-V, SOI technology, Supply voltage