ETRI-Knowledge Sharing Plaform



논문 검색
구분 SCI
연도 ~ 키워드


학술대회 High Speed Symbol Timing Recovery for Wideband Satellite Transmission
Cited 1 time in scopus Download 1 time Share share facebook twitter linkedin kakaostory
김판수, 오덕길
International Conference on Information and Communication Technology Convergence (ICTC) 2013, pp.480-484
13PR4700, 차세대 고효율 VSAT 시스템 및 위성 스펙트럼 이용 기술 개발, 오덕길
This paper accounts for an informative way to implement high speed symbol timing recovery with a parallel structure to overcome time constraint by computational processing. Recently, as wideband satellite transponders that have more than 200 MHz bandwidth have been launched and it's followed by successive work on transmission protocol in terms of power/bandwidth efficiency using single carrier transmission. For a single carrier transmission, receiver should be able to support minimum 200MHz symbol rate. To realize this objective, straightforward parallel processing to be considered entails increased amount of computational logic and makes it inapplicable to mass production that is necessary for cost effective receiver. In this literature, the blocks that require much time latency have been scrutinized and applied to appropriate parallel architecture. Furthermore, it validates results by means of performance assessment and FPGA implementation. © 2013 IEEE.
KSP 제안 키워드
Bandwidth Efficiency, FPGA Implementation, High Speed, MHz bandwidth, Parallel Architecture, Parallel Processing, Parallel structure, Performance Assessment, Single-carrier(SC), Symbol timing recovery, Wideband satellite transmission