ETRI-Knowledge Sharing Plaform

KOREAN
논문 검색
Type SCI
Year ~ Keyword

Detail

Journal Article Optimization of Material and Process for Fine Pitch LVSoP Technology
Cited 21 time in scopus Download 29 time Share share facebook twitter linkedin kakaostory
Authors
Yong-Sung Eom, Ji-Hye Son, Hyun-Cheol Bae, Kwang-Seong Choi, Heung-Soap Choi
Issue Date
2013-08
Citation
ETRI Journal, v.35, no.4, pp.625-631
ISSN
1225-6463
Publisher
한국전자통신연구원 (ETRI)
Language
English
Type
Journal Article
DOI
https://dx.doi.org/10.4218/etrij.13.1912.0007
Abstract
For the formation of solder bumps with a fine pitch of 130 μm on a printed circuit board substrate, low-volume solder on pad (LVSoP) technology using a maskless method is developed for SAC305 solder with a high melting temperature of 220°C. The solder bump maker (SBM) paste and its process are quantitatively optimized to obtain a uniform solder bump height, which is almost equal to the height of the solder resist. For an understanding of chemorheological phenomena of SBM paste, differential scanning calorimetry, viscosity measurement, and physical flowing of SBM paste are precisely characterized and observed during LVSoP processing. The average height of the solder bumps and their maximum and minimum values are 14.7 μm, 18.3 μm, and 12.0 μm, respectively. It is expected that maskless LVSoP technology can be effectively used for a fine-pitch interconnection of a Cu pillar in the semiconductor packaging field. © 2013 ETRI.
KSP Keywords
Cu pillar, Differential scanning calorimetry(photo-DSC), Melting temperature(Tm), Scanning calorimetry(DSC), Semiconductor packaging, Solder On Pad, Solder bump, Solder resist, fine pitch, low-volume, printed circuit board(PCB)