ETRI-Knowledge Sharing Plaform



논문 검색
구분 SCI
연도 ~ 키워드


학술지 A Design of Low Latency Random Access Preamble Detector for LTE Uplink Receiver
Cited 0 time in scopus Download 16 time Share share facebook twitter linkedin kakaostory
이주현, 구본태, 이혁재
IEICE Transactions on Communications, v.E96.B no.5, pp.1089-1096
일본, 전자정보통신학회 (IEICE)
This paper presents a hardware design of high throughput, low latency preamble detector for 3GPP LTE physical random access channel (PRACH) receiver. The presented PRACH receiver uses the pipelined structure to improve the throughput of power delay profile (PDP) generation which is executed multiple times during the preamble detection. In addition, to reduce detection latency, we propose an instantaneous preamble detection method for both restricted and unrestricted set. The proposed preamble detection method can detect all existing preambles directly and instantaneously from PDP output while conducting PDP combining for restricted set. The PDP combining enables the PRACH receiver to detect preambles robustly even in severe Doppler effect or frequency error exist. Using proposed method, the worst case preamble detection latency time can be less than 1ms with 136MHz clock and the proposed PRACH receiver can be implemented with approximately 237k equivalent ASIC gates count or occupying 30.2% of xc6vlx130t FPGA device. Copyright © 2013 The Institute of Electronics, Information and Communication Engineers.
KSP 제안 키워드
3GPP LTE, Detection Method, Detection latency, FPGA device, Hardware Design, High throughput(HTP), Information and communication, LTE uplink, Latency time, Low latency, Physical random access channel(PRACH)