BROWSE
Detail
Conference Paper
Automatic Construction of Timing Diagrams from UML/MARTE Models for Real-Time Embedded Software
Cited 8 time in 
Share 
Share
- Authors
- Minh Chau Nguyen, Eunkyoung Jee, Jinho Choi, Doo-Hwan Bae
- Issue Date
- 2014-03
- Citation
- Symposium on Applied Computing (SAC) 2014, pp.1140-1145
- Language
- English
- Type
- Conference Paper
- Abstract
- Analysis of timing constraints is an essential part in developing real-time embedded software. Performing the timing analysis during the early development phases prevents timing violations and enhances software quality. In the development of real-time embedded software, UML timing diagrams can play a significant role since they can provide not only intuitive specifications for timing constraints, but also valuable information for verifying system requirements. However, as software complexity increases, modeling timing diagrams is becoming difficult and costly. We propose an automated construction approach of timing diagrams from UML sequence diagrams and state machine diagrams with MARTE annotations. The proposed approach enables developers of RTES to save time required for modeling timing diagrams and prevents making mistakes in construction of timing diagrams. Copyright 2014 ACM.
- KSP Keywords
- Automatic construction, Early development phases, Real-time embedded software, Software analysis, State machine, System Requirements, Timing Analysis, Timing Diagrams, UML sequence diagrams, software complexity, software quality