BROWSE
Detail
Conference Paper
Implementation and Performance Analysis of QAM Modulator Applicable to the HFC Network
Cited 0 time in 
Share 
Share
- Authors
- Sang-Jung Ra, JinHyuk Song, JaeHwui Bae, JoonYoung Jung, Namho Hur, Cheol-Sung Kim
- Issue Date
- 2016-10
- Citation
- International Conference on Information and Communication Technology Convergence (ICTC) 2016, pp.1213-1215
- Publisher
- IEEE
- Language
- English
- Type
- Conference Paper
- Abstract
- In this paper, we present an analysis of implemented QAM modulator in HFC network. It may be through the 256 QAM modulation using a single carrier to transmit data up to 38.8 Mbps. 64/256-QaM modulator based on ITU-T J.83 Annex B is implemented as a board which includes field programmable gate arrays (FPGAS). Implemented Modulator consists of RS-TCM encoder, a QAM modulator and Digital to analog converter (DAC). We analyze the received MPEG-2 TS stream and measured Program Clock Reference (PCR) jitter. TS stream is normally being received, PCR was confirmed to operate reliably within approximately-50 to +300 ns.
- KSP Keywords
- 256-QAM, Field-Programmable Gate Array(FPGA), HFC network, ITU-T, MPEG-2 TS, Performance analysis, Program Clock Reference(PCR), QAM modulation, QAM modulator, Single-carrier(SC), digital-to-analog converters