ETRI-Knowledge Sharing Plaform

ENGLISH

성과물

논문 검색
구분 SCI
연도 ~ 키워드

상세정보

학술지 Software-Based Selective Validation Techniques for Robust CGRAs Against Soft Errors
Cited 4 time in scopus Download 4 time Share share facebook twitter linkedin kakaostory
저자
고요한, 강지훈, 이종원, 김용주, 김준현, 소휘수, 이경우, 백윤흥
발행일
201602
출처
ACM Transactions on Embedded Computing Systems, v.15 no.1, pp.1-26
ISSN
1539-9087
출판사
ACM
DOI
https://dx.doi.org/10.1145/2843943
협약과제
15MS3100, 이종 멀티코어 클러스터 기반 스마트 디바이스용 하이퍼커넥션 서비스 지원 SW-SoC 융합 플랫폼 핵심 기술, 임채덕
초록
Coarse-Grained Reconfigurable Architectures (CGRAs) are drawing significant attention since they promise both performances with parallelism and flexibility with reconfiguration. Soft errors (or transient faults) are becoming a serious design concern in embedded systems including CGRAs since the soft error rate is increasing exponentially as technology is scaling. A recently proposed software-based technique with TMR (Triple Modular Redundancy) implemented on CGRAs incurs extreme overheads in terms of runtime and energy consumption mainly due to expensive voting mechanisms for the outputs from the triplication ofevery operation. In this article, we propose selective validation mechanisms for efficient modular redundancy techniques in the datapaths on CGRAs. Our techniques selectively validate the results at synchronous operations rather than every operation in order to reduce the expensive performance overhead from the validation mechanism. We also present an optimization technique to further improve the runtime and the energy consumption by minimizing synchronous operations where a validating mechanism needs to be applied. Our experimental results demonstrate that our selective validation-based TMR technique with our optimization on CGRAs can improve the runtime by 41.0% and the energy consumption by 26.2% on average over benchmarks as compared to the recently proposed software-based TMR technique with the full validation.
KSP 제안 키워드
Embedded system, Optimization techniques(OT), Performance Overhead, Transient faults, Triple Modular Redundancy, Validation techniques, coarse-grained, energy consumption, reconfigurable architecture, soft error rate