ETRI-Knowledge Sharing Plaform

KOREAN
논문 검색
Type SCI
Year ~ Keyword

Detail

Conference Paper Performance Analysis and Implementation of a DVB-C2 Transceiver
Cited 1 time in scopus Share share facebook twitter linkedin kakaostory
Authors
Jaeho Lee, Woongshik YOU, Jintae OH, Sangjung Ra, Junyoung Jung
Issue Date
2016-01
Citation
International Conference on Advanced Communication Technology (ICACT) 2016, pp.612-616
Publisher
IEEE
Language
English
Type
Conference Paper
DOI
https://dx.doi.org/10.1109/ICACT.2016.7423492
Abstract
This paper depicts a results of field test for an implemented digital video broadcasting for cable system (DVB-C2) transceiver, which has been implemented using field programmable gate arrays (FPGAs). The test results show the physical channel status and performance of the DVB-C2 transceiver, which includes the sampling clock offset (SCO), the frequency offset (FO), the frequency response of the hybrid fiber coax (HFC) channel, the uncoded-bit error rate (BER) before the forward error correction (FEC) decoder, and the BER after the FEC decoder. Since the moving picture exports group-transport stream (MPEG-TS) is received successfully with a raw data rate of 55 Mbps through a commercial in-service HFC network, a high data rate such as ultra-high definition (UHD) can be expected to be serviced. In addition, because the measured uncoded-BER satisfies the requirement of 10-2 uncoded-BER, the implemented DVB-C2 transceiver can support 4096QAM as well as 16384QAM. Therefore, it can be used as a cable modem supporting DVB-C2 and the data-over-cable-service-interface-specifications (DOCSIS) 3.1.
KSP Keywords
Bit Error Rate(And BER), Channel status, Clock offset, DVB-C2, Digital video broadcasting, Field Programmable Gate Arrays(FPGA), Field Test, Forward error correction(FEC), Frequency response(FreRes), HFC network, High data rate