상세정보
학술지
System Architecture for Real-Time Face Detection on Analog Video Camera
- 발행일
- 201506
- 출처
- International Journal of Distributed Sensor Networks, v.2015, pp.1-12
- ISSN
- 1550-1329
- 출판사
- Hindawi Publishing
- 초록
- This paper proposes a novel hardware architecture for real-time face detection, which is efficient and suitable for embedded systems. The proposed architecture is based on AdaBoost learning algorithm with Haar-like features and it aims to apply face detection to a low-cost FPGA that can be applied to a legacy analog video camera as a target platform. We propose an efficient method to calculate the integral image using the cumulative line sum. We also suggest an alternative method to avoid division, which requires many operations to calculate the standard deviation. A detailed structure of system elements for image scale, integral image generator, and pipelined classifier that purposed to optimize the efficiency between the processing speed and the hardware resources is presented. The performance of the proposed architecture is described in comparison with the detection results of OpenCV using the same input images. For verification of the actual face detection on analog cameras, we designed an emulation platform using a low-cost Spartan-3 FPGA and then experimented the proposed architecture. The experimental results show that the processing time for face detection on analog video camera is 42 frames per second, which is about 3 times faster than previous works for low-cost face detection.
- KSP 제안 키워드
- AdaBoost learning algorithm, Alternative method, Embedded system, Frames per second(FPS), Haar-Like features, Hardware Architecture, Hardware Resources, Image scale, Integral Image, Low-cost, Processing speed