ETRI-Knowledge Sharing Plaform

KOREAN
논문 검색
Type SCI
Year ~ Keyword

Detail

Journal Article Prescaler using Complementary Clocking Dynamic Flip-flop
Cited 5 time in scopus Share share facebook twitter linkedin kakaostory
Authors
Seon-Ho Han, Yong-Sik Youn, Cheon-Soo Kim, Hyun-Ku Yu, Mun-Yang Park
Issue Date
2003-05
Citation
Electronics Letters, v.39, no.9, pp.709-710
ISSN
0013-5194
Publisher
IET
Language
English
Type
Journal Article
DOI
https://dx.doi.org/10.1049/el:20030478
Abstract
A prescaler using complementary clocking dynamic flip-flops (CCD-FF) is presented and implemented in a synthesiser using 0.18 μm CMOS technology. The maximum operating frequency of the proposed CCD-FF is up to about 10 GHz and the prescaler using this flip-flop operates up to 5.1 GHz. The proposed CCD-FF has not only a high operating frequency but also low power consumption since it is based on the scheme of the conventional true single phase clocking (TSPC) flip-flop with no static DC current. The RMS current consumption of designed 16/17 dual-modulus prescaler is only 1.39 mA at 4 GHz.
KSP Keywords
10 Ghz, CMOS Technology, Current consumption, DC current, Dual-modulus prescaler, Flip-flop, RMS current, Single phase, low power consumption, maximum operating frequency