BROWSE
Detail
Conference Paper
The Hardware Accelerator of The Automatic Speech Recognition for The Continuous Korean Words
Cited - time in 
Share 
Share
- Authors
- Juyeob Kim, Yunjoo Kim, Wonjong Kim, Joohyun Lee
- Issue Date
- 2015-11
- Citation
- International SoC Design Conference (ISOCC) 2015, pp.1-2
- Publisher
- IEEE
- Language
- English
- Type
- Conference Paper
- Abstract
- This paper describes the hardware of the speech recognition. The embedded speech recognizer should meet two conditions for the low-latency performance and the low-power dissipation. So, we made the fully-hardwired speech recognizer as the hardware accelerator to offload the system processor without the support of the remote computing environment. Our overall design was designed and implemented on FPGA board. Our design showed speedy response as the real time factor of 0.4 ~ 0.5 at 100MHz operating frequency and uses the HW resource of 10.
- KSP Keywords
- Computing Environment, FPGA board, Hardware accelerator, Latency performance, Low latency, Low power dissipation, Operating frequency, Real-time, Remote Computing, Time factor, automatic speech recognition(ASR)