BROWSE
Detail
Journal Article
Implementation of a low‐cost phase‐locked loop clock‐recovery module for 40‐Gb/s optical receivers
Cited 2 time in 
Share 
Share
- Authors
- Dong Sik Woo, Kang Wook Kim, Sang Kyu Lim, Je Soo Ko
- Issue Date
- 2006-02
- Citation
- Microwave and Optical Technology Letters, v.48, no.2, pp.312-315
- ISSN
- 0895-2477
- Publisher
- John Wiley & Sons
- Language
- English
- Type
- Journal Article
- Abstract
- A low-cost, compact, high-performance clock-recovery (CR) module using a new phase-locked loop (PLL) for 40-Gb/s optical receivers is successfully designed and implemented. The newly implemented frequency detector in the PLL helps to reduce the current consumption and also extended the frequency-capture range. The implemented PLL clock-recovery module demonstrates advantages over the conventional open-loop type clock-recovery module with a DR filter by significantly improving clock jitter, thus reducing overall module cost, and allowing the possibility of providing a proper clock signal in the case of temporary loss of NRZ input signals. The CR module exhibits error-free operation during a 30-min BER test with a time-division-multiplexing (TDM) 40-Gb/s transmission system. © 2005 Wiley Periodicals, Inc.
- KSP Keywords
- Capture range, Current consumption, High performance, Low-cost, Optical receiver, Recovery module, Time division multiplexing, Transmission system, clock jitter, clock signal, frequency detector