ETRI-Knowledge Sharing Plaform

KOREAN
논문 검색
Type SCI
Year ~ Keyword

Detail

Journal Article Low-Power Bus Encoding with Crosstalk Delay Elimination
Cited 14 time in scopus Download 1 time Share share facebook twitter linkedin kakaostory
Authors
C.-G. Lyuh, T. Kim
Issue Date
2006-03
Citation
IEE Proceedings : Vision, Image and Signal Processing, v.153, no.2, pp.93-100
ISSN
1350-245X
Publisher
IET
Language
English
Type
Journal Article
DOI
https://dx.doi.org/10.1049/ip-cdt:20050029
Project Code
06MB1100, Development of semiconductor circuit design based on the nano-scaled device, Kim Jongdae
Abstract
In deep-submicron technology, minimising the propagation delay and power consumption on buses is the most important design objective in system-on-chip design. In particular, the coupling effects between wires on the bus that can cause serious problems such as crosstalk delay, noise and power consumption. Most of the previous work on bus encoding targeted either (1) minimising the power consumption on bus, (2) minimising the crosstalk delay, or (3) exploiting the known probabilistic information of data, but not all of them. The authors propose a new bus-encoding algorithm that not only minimises the dynamic power consumption on bus but also eliminates the crosstalk delay. The authors achieve the combined objective of (1) and (2) by analysing, formulating and solving the problem of minimising a weighted sum of the self-transition and cross-coupled transition activities on bus in the context of the concept of self-shield encoding. From experiments using a set of benchmark designs, it is shown that the proposed encoding technique consumes 15.4-47.4% less power than existing techniques while totally eliminating the crosstalk delay.
KSP Keywords
Bus encoding, Coupling effects, Design objective, Dynamic power consumption, Encoding Technique, Encoding algorithm, Low-power bus, Probabilistic information, Propagation delay, System-On-Chip(SoC), System-On-Chip Design