상세정보
학술대회
An Low Complexity Hardware Implementation of MIMO Detector with Application to WLAN
Cited 1 time in 
Download 0 time
Share 
Download 0 time
Share
- 발행일
- 200605
- 출처
- Vehicular Technology Conference (VTC) 2006 (Spring), pp.2271-2275
- 협약과제
- 06MM2400, 200Mbps급 IEEE 802.11n 모뎀 및 RF 칩셋 개발, 이석규
- 초록
- In this paper, we describe a FPGA implementation of MI MO detector for future wireless communication system with application to wireless LAN, targeted for upcoming 802.11n standard. The MIMO detector assumes 2 transmit and 3 receive antennas. In soft-output demapper, we apply channel state information which effectively weights reliability information to soft-decision output bits for enhanced link-level performance. The implementation complexity is significantly reduced by avoiding repeated pseudo-inverse calculation for interference cancellation of every received symbol vector. Furthermore, the overall processing time and fabrication area it takes can be significantly reduced by applying bit reduction technique. © 2006 IEEE.
- KSP 제안 키워드
- 802.11n standard, Channel State Information(CSI), FPGA Implementation, Hardware Implementation, Implementation complexity, Interference cancellation, Inverse calculation, MIMO detector, Pseudo-inverse, Reduction technique, Reliability information