ETRI-Knowledge Sharing Plaform

ENGLISH

성과물

논문 검색
구분 SCI
연도 ~ 키워드

상세정보

학술대회 Design and Verification of High Throughput Transceiver for Next Generation Wireless LAN
Cited 0 time in scopus Download 0 time Share share facebook twitter linkedin kakaostory
저자
손정보, 이석규, 최은영, 이석규
발행일
200609
출처
Vehicular Technology Conference (VTS) 2006, pp.1433-1437
DOI
https://dx.doi.org/10.1109/VTCF.2006.300
협약과제
06MM2400, 200Mbps급 IEEE 802.11n 모뎀 및 RF 칩셋 개발, 이석규
초록
In this paper, we describe the design and verification of the next generation wireless local area network (WLAN) physical (PHY) layer transceiver using a dual-band and multiple input multiple output-orthogonal frequency division multiplexing (MIMO-OFDM) scheme. The maximum data rate of the designed system is 243Mbps in 40MHz bandwidth and 2 streams mode. It uses 2 transmit and 3 receive antennas due to reasonable complexity and performance. For implementation and verification of this system, we set up the design flow. To reduce the design time, we propose intermediate design steps which use conventional C language by devising a few rules for hardware description. The system performance is measured from the generated C simulator. We implement all circuits in Xilinx FPGAs. © 2006 IEEE.
KSP 제안 키워드
C Language, Design flow, Design time, Dual-band, Hardware description, High throughput(HTP), Local Area Network(LAN), MHz bandwidth, Maximum data rate, Multiple input multiple output(MIMO), Multiple input multiple output orthogonal frequency division multiplexing(MIMO-OFDM)