상세정보
학술지
Low-Voltage and High-Gain Pentacene Inverters with Plasma-Enhanced Atomic-Layer-Deposited Gate Dielectrics
- 발행일
- 200612
- 출처
- Applied Physics Letters, v.89 no.3, pp.1-3
- ISSN
- 0003-6951
- 출판사
- American Institute of Physics (AIP)
- 협약과제
- 06ZB1300, 플라스틱 트랜지스터 소자/소재 기술, 김성현
- 초록
- The pentacene thin-film transistors with the plasma-enhanced atomic-layer-deposited 150 nm thick A12O3 or 120 nm thick ZrO2 have been operated at gate voltages between -3 and 3 V. The inverter with a ZrO2 gate dielectric shows a gain of 49 and a full swing from supply voltage (Vdd) to 0 V, operating at input voltages (Vin) from 0 to -1 V and at Vdd of -1 V. The hysteresis observed in the voltage transfer characteristic of the inverter depends on the scan range of Vin applied to the driver transistor, regardless of the Vdd applied to the load transistor. © 2006 American Institute of Physics.
- KSP 제안 키워드
- 20 nm, 3 V, Full Swing, Pentacene thin-film transistors, Plasma-enhanced, Supply voltage, Thin-Film Transistor(TFT), gate dielectric, high gain, low voltage, scan range