ETRI-Knowledge Sharing Plaform

KOREAN
논문 검색
Type SCI
Year ~ Keyword

Detail

Journal Article Design and Implementation of a High-Speed Descrambling Engine for Multi-stream CableCARD
Cited 1 time in scopus Share share facebook twitter linkedin kakaostory
Authors
Joon-Young Jung, O-Hyung Kwon, Soo In Lee, Jae-Min Ahn
Issue Date
2007-02
Citation
IEEE Transactions on Consumer Electronics, v.53, no.1, pp.166-171
ISSN
0098-3063
Publisher
IEEE
Language
English
Type
Journal Article
DOI
https://dx.doi.org/10.1109/TCE.2007.339520
Abstract
In this paper, we have present the hardware design of a high-speed descrambling engine for the Multi- Stream CableCARD device. The designed descrambling engine has been implemented based on a FPGA. The presented design's scrambling engine has a parallel processing structure that is extendable according to required input bandwidth. Especially we have verified that designed descrambling engine supported up to 200 Mbps input bandwidth. © 2007 IEEE.