BROWSE
Detail
Journal Article
An FPGA Implementation of High-Speed Adaptive Turbo Decoder
Cited - time in 
Share 
Share
- Authors
- Min Huyk Kim, Ji-Won Jung, Jong Tae Bae, Seok Soon Choi, In Ki Lee
- Issue Date
- 2007-04
- Citation
- 한국통신학회논문지 C : 통신이론 및 시스템, v.32, no.4, pp.379-388
- ISSN
- 1226-4717
- Publisher
- 한국통신학회 (KICS)
- Language
- English
- Type
- Journal Article
- Abstract
- In this paper, we propose an adaptive turbo decoding algorithm for high order modulation scheme combined with originally design for a standard rate-1/2 turbo decoder for B/QPSK modulation. A transformation applied to the incoming I-channel and Q-channel symbols allows the use of an off-the-shelf B/QPSK turbo decoder without any modifications. Adaptive turbo decoder process the received symbols recursively to improve the performance. As the number of iterations increase, the execution time and power consumption also increase as well. The source of the latency and power consumption reduction is from the combination of the radix-4, dual-path processing, parallel decoding, and early-stop algorithms. We implemented the proposed scheme on a field-programmable gate array (FPGA) and compared its decoding speed with that of a conventional decoder. From the result of implementation, we confirm that the decoding speed of proposed adaptive decoding is faster than conventional scheme by 6.4 times.