BROWSE
Detail
Conference Paper
A Hardware Efficient LDPC Encoding Scheme for Exploiting Decoder Structure and Resources
Cited 15 time in 
Share 
Share
- Authors
- Chan Ho Yoon, Jong-Ee Oh, Min Ho Cheong, Sok-Kyu Lee
- Issue Date
- 2007-04
- Citation
- Vehicular Technology Conference (VTC) 2007 (Spring), pp.2445-2449
- Publisher
- IEEE
- Language
- English
- Type
- Conference Paper
- Abstract
- Previously, there has been no report on implementation effort to integrate LDPC encoder and decoder into a single hardware. In this paper, we propose a simple yet low complex systematic LDPC encoding method for class of quasicyclic low-density parity-check (QC-LDPC) codes to let LDPC encoder acquire an interchangeable structure, exploited in the decoder. With the proposed encoding scheme, implementation of the proposed encoder becomes much more hardware efficient than having a separate hardware due to LDPC encoder and decoder resource sharing. Moreover, the overall computational complexity of the proposed encoding scheme is lower than the well-known Richardson's efficient encoding scheme [5]. © 2007 IEEE.
- KSP Keywords
- Computational complexity, Encoder and Decoder, Encoding method, Hardware efficient, LDPC Encoder, LDPC encoding, Low Density Parity Check(LDPC), Quasi-cyclic low-density parity-check(QC-LDPC), encoding scheme, resource sharing