BROWSE
Detail
Conference Paper
An Energy Efficient Scheduling Method for Embedded Heterogeneous Multi-Core Processor
Cited - time in 
Share 
Share
- Authors
- YungJoon Jung, Pangun Park, GapJoo Na, Chaedeok Lim, Hoon Choi
- Issue Date
- 2015-06
- Citation
- International Symposium on Embedded Technology (ISET) 2015, pp.117-120
- Language
- English
- Type
- Conference Paper
- Abstract
- There is a widely spread trend in recent years that multi-core in the use of embedded systems such as smart phones, smart pads, smart TV as well as desktop and server processors. Although hardware technology is fast growing, processors for embedded system are not able to expand number of core rapidly and unlimitedly due to dark silicon problem. As a result, it has become an issue to develop a heterogeneous multi-core processor architecture on an existing symmetric multi-core processor architecture. And, the new heterogeneous multi-core hardware architecture for embedded systems has been developed. So, the need for a new software features is more important. This paper describes the structure and characteristics of heterogeneous multi-core processor hardware for embedded systems, and introduces an energy efficient scheduling method that can be applied to heterogeneous multi-core processor hardware.
- KSP Keywords
- Hardware Technology, Heterogeneous multi-core processors, Multi-core hardware, Processor architecture, Scheduling method, Smart Phone, Smart pads, Software features, dark silicon, embedded system, energy efficient scheduling