ETRI-Knowledge Sharing Plaform

ENGLISH

성과물

논문 검색
구분 SCI
연도 ~ 키워드

상세정보

학술대회 Enhanced Micro-Scheduling and Hardware Acceleration Architecture for High Data Rate WPAN MAC
Cited 1 time in scopus Download 1 time Share share facebook twitter linkedin kakaostory
저자
이상재, 전영애, 최상성
발행일
200709
출처
Vehicular Technology Conference (VTC) 2007 (Fall), pp.1654-1658
DOI
https://dx.doi.org/10.1109/VETECF.2007.350
협약과제
07MH1700, 초고속 멀티미디어 전송 UWB 솔루션 개발, 최상성
초록
In this paper, we propose a hardware scheduling method and an acceleration architecture for a high data rate WPAN MAC. The proposed micro-scheduling method is performed using real time beacon parsing and time slot assignment techniques for the MAC superframe. It also includes hardware acceleration features such as media speed security engine and multiple block acknowledgment function. By adopting several hardware features, we can minimize the software intervention and maximize the overall system performance. © 2007 IEEE.
KSP 제안 키워드
Block Acknowledgment, Hardware features, Hardware scheduling, High data rate, Overall system performance, Real-Time, Scheduling method, Time slot assignment, hardware acceleration