BROWSE
Detail
Journal Article
A New 1.25-Gb/s Burst Mode Clock and Data Recovery Circuit Using Two Digital Phase Aligners and a Phase Interpolator
Cited 0 time in 
Share 
Share
- Authors
- Chang-Kyung Seong, Seung-Woo Lee, Woo-Young Choi
- Issue Date
- 2008-05
- Citation
- IEICE Transactions on Communications, v.E91-B, no.5, pp.1397-1402
- ISSN
- 0916-8516
- Publisher
- 일본, 전자정보통신학회 (IEICE)
- Language
- English
- Type
- Journal Article
- Abstract
- We propose a new Clock and Data Recovery (CDR) circuit for burst-mode applications. It can recover clock signals after two data transitions and endure long sequence of consecutive identical digits. Two Digital Phase Aligners (DPAs), triggered by rising or falling edges of input data, recover clock signals, which are then combined by a phase interpolator. This configuration reduces the RMS jitters of the recovered clock by 30% and doubles the maximum run length compared to a previously reported DPA CDR. A prototype chip is demonstrated with 0.18-m CMOS technology. Measurement results show that the chip operates without any bit error for 1.25-Gb/s 231 - 1 PRBS with 200-ppm frequency offset and recovers clock and data after two clock cycles.Copyright © 2008 The Institute of Electronics, Information and Communication Engineers.
- KSP Keywords
- CMOS Technology, Clock and Data Recovery Circuit(CDR), Information and communication, Run length, bit error, burst mode, frequency offset, input data, long sequence, measurement results, phase interpolator