BROWSE
Detail
Journal Article
A 28.5–32-GHz Fast Settling Multichannel PLL Synthesizer for 60-GHz WPAN Radio
Cited 33 time in 
Share 
Share
- Authors
- Ja-Yol Lee, Sang-Heung Lee, Hae Cheon Kim, Hyun-Kyu Yu
- Issue Date
- 2008-05
- Citation
- IEEE Transactions on Microwave Theory and Techniques, v.56, no.5, pp.1234-1246
- ISSN
- 0018-9480
- Publisher
- IEEE
- Language
- English
- Type
- Journal Article
- Abstract
- A 28.532-GHz fast settling multichannel frequency synthesizer is implemented in 0.25-μm SiGe:C BiCMOS process technology for 60-GHz wireless personal area network (WPAN) applications. The phase-locked loop (PLL) synthesizes carrier frequencies between 28.532 GHz in step of 500 MHz, and settles in approximately 327 ns. The proposed PLL can be employed as a frequency source providing eight channels of frequency hopping carriers for 60-GHz WPAN radio. To generate eight channels of carriers, an integer-N PLL with 125-MHz reference frequency is implemented, and a programmable divider with all differential current-steering circuits is designed. The programmable divider reliably provides divide ratios of 114128 at 15 GHz. To achieve eight channels of carriers at a challenging frequency of 30 GHz, a pushpush voltage-controlled oscillator is employed using a Wilkinson power combiner. The PLL consumes 115 mA at 2.5 V and achieves phase noise of -81 dBc/Hz at 1-MHz offset measured from 32-GHz pushpush carrier. © 2006 IEEE.