BROWSE
Detail
Conference Paper
Selective Multiplexer-Removal Algorithm for Lowering Power Consumption of Circuits
Cited 2 time in 
Share 
Share
- Issue Date
- 2008-11
- Citation
- International SoC Design Conference (ISOCC) 2008, pp.II85-II88
- Publisher
- IEEE
- Language
- English
- Type
- Conference Paper
- Abstract
- In this paper we propose an algorithm about aggressive, but partial removal of multiplexers used for sharing functional units (FUs). By eliminating some multiplexers and duplicating the FU related, the proposed algorithm could be more advantageous for low power circuits than just keeping the multiplexers. To determine whether a removal of a group of multiplexers is beneficial or not, we compared a FU with multiplexers to multiple replications of the FU without any multiplexer under various conditions. Through the experiments, we aggregated information to be used for finding appropriate multiplexers to be extricated from circuit netlist; using the information, we built an automated algorithm to remove particular multiplexers; we applied it to a netlist of 16 bit processor. The processor that is newly generated by the algorithm consumed average about 12% less power than the initial processor. ©2008 IEEE.
- KSP Keywords
- Automated algorithm, Functional unit, Low power circuits, Power Consumption, Various conditions, partial removal