ETRI-Knowledge Sharing Plaform

KOREAN
논문 검색
Type SCI
Year ~ Keyword

Detail

Journal Article Fabrication of N-type Schottky Barrier Thin-film Transistor with Channel Length and Width of 0.1 μm and Erbium Silicide Source/Drain
Cited 5 time in scopus Download 2 time Share share facebook twitter linkedin kakaostory
Authors
Jong-Heon Yang, Chang-Geun Ahn, In-Bok Baek, Moon-Gyu Jang, Gun Yong Sung, Byung-Chul Park, Ki Ju Im, Seong Jae Lee
Issue Date
2009-01
Citation
Thin Solid Films, v.517, no.5, pp.1825-1828
ISSN
0040-6090
Publisher
Elsevier
Language
English
Type
Journal Article
DOI
https://dx.doi.org/10.1016/j.tsf.2008.09.072
Project Code
08MC4400, Home Care Sensor Module for Highly Sensitive Urinalysis, Gun Yong Sung
Abstract
In this paper, a Schottky barrier polycrystalline silicon thin-film transistor (SB TFT) with erbium silicide source/drain is demonstrated using low temperature processes. A low temperature oxide is used for a gate dielectric and the transistor channel is crystallized by a metal-induced lateral crystallization process. An n-type SB TFT shows a normal electrical performance with subthreshold slope of 239 mV/dec, ION/IOFF ratio of 5.8 × 104 and ION of 2혻μA/μm at VG = 3혻V, VD = 2.5혻V for 0.1혻μm device. A process temperature is maintained at less than 600 °C throughout the whole processes. The SB TFT is expected to be a promising candidate for a next system-on-glass technology and an alternative 3D integration technology. © 2008 Elsevier B.V. All rights reserved.
KSP Keywords
3D integration technology, Channel Length, Erbium silicide, Low temperature(LT), Low-temperature process, Metal-induced lateral crystallization, N-type, Polycrystalline silicon(poly-Si), Polycrystalline silicon thin-film transistor, Process temperature, Schottky barrier