ETRI-Knowledge Sharing Plaform



논문 검색
구분 SCI
연도 ~ 키워드


학술지 Eager Data Transfer Mechanism for Reducing Communication Latency in User-Level Network Protocols
Cited - time in scopus Download 2 time Share share facebook twitter linkedin kakaostory
원철호, Ben Lee, 박경, 김명준
Journal of Information Processing Systems, v.4 no.4, pp.133-144
한국정보처리학회 (KIPS)
Clusters have become a popular alternative for building high-performance parallel computing systems. Today’s high-performance system area network (SAN) protocols such as VIA and IBA significantly reduce user-to-user communication latency by implementing protocol stacks outside of operating system kernel. However, emerging parallel applications require a significant improvement in communication latency. Since the time required for transferring data between host memory and network interface (NI) make up a large portion of overall communication latency, the reduction of data transfer time is crucial for achieving low-latency communication. In this paper, Eager Data Transfer (EDT) mechanism is proposed to reduce the time for data transfers between the host and network interface. The EDT employs cache coherence interface hardware to directly transfer data between the host and NI. An EDT-based network interface was modeled and simulated on the Linux-based, complete system simulation environment, Linux/SimOS. Our simulation results show that the EDT approach significantly reduces the data transfer time compared to DMA-based approaches. The EDT-based NI attains 17% to 38% reduction in user-to-user message time compared to the cache-coherent DMA-based NIs for a range of message sizes (64 bytes ~ 4 Kbytes) in a SAN environment.
KSP 제안 키워드
Cache coherence, Communication Latency, Data transfer time, High-performance parallel computing, Low-Latency Communication, Operating system kernel, Parallel applications, Parallel computing systems, Protocol stack, System area networks, System simulation environment