BROWSE
Detail
Journal Article
PTL: PRAM Translation Layer
Cited 7 time in 
Share 
Share
- Authors
- Gyu Sang Choi, Byung-Won On, Kwonhue Choi, Sungwon Yi
- Issue Date
- 2013-02
- Citation
- Microprocessors and Microsystems, v.37, no.1, pp.24-32
- ISSN
- 0141-9331
- Publisher
- Elsevier
- Language
- English
- Type
- Journal Article
- Abstract
- In this paper, we attempt to replace NAND Flash memory with PRAM, while PRAM initially targets replacing NOR Flash memory. To achieve it, we need to handle wear-leveling issue of PRAM since the maximum number of writes in PRAM is only 106. Thus, we have proposed PRAM Translation Layer (PTL) to resolve endurance problem for a PRAM-based storage system. We modified FlashSim to support both PRAM and NAND Flash memory and measured the performance by using real workloads from PC and server. In our experiment, PRAM shows up to 300% performance improvement compared to NAND Flash memory. Moreover, our results revealed that the PRAM's endurance is improved up to 25% compared to NAND Flash memory due to no erase operation. All these results suggest that PRAM is a viable candidate to replace NAND Flash memory. © 2012 Elsevier B.V. All rights reserved.
- KSP Keywords
- NAND flash memory, NOR flash memory, Storage system, Wear leveling, performance improvement