ETRI-Knowledge Sharing Plaform

KOREAN
논문 검색
Type SCI
Year ~ Keyword

Detail

Conference Paper Two-Parallel Concatenated BCH Super-FEC Architecture for 100-GB/S Optical Communications
Cited 4 time in scopus Share share facebook twitter linkedin kakaostory
Authors
Sang Ho Yoon, Han Ho Lee, Ki Hoon Lee, Chang Seok Choi, Jong Yoon Shin, Jong Ho Kim, Je Soo Ko
Issue Date
2009-10
Citation
Workshop on Signal Processing Systems (SIPS) 2009, pp.36-39
Publisher
IEEE
Language
English
Type
Conference Paper
DOI
https://dx.doi.org/10.1109/SIPS.2009.5336245
Abstract
This paper presents a high-speed Forward Error Correction (FEC) architecture based on the concatenated BCH code for 100-Gb/s optical communication systems. The concatenated BCH code consists of BCH(3860, 3824) and BCH(2040, 1930), which provides 7.98dB net coding gain at 10-12 corrected bit error rate without additive overhead as compared with the Reed-Solomon(255, 239) standardized in ITU-T G.975 and G.709. This architecture has been implemented with 90-nm CMOS standard cell technology in a supply voltage of 1.1V. The implementation results show that the concatenated BCH Super-FEC architecture can operates at a clock frequency of 400MHz and has a throughput of 102.4-Gb/s for 90-nm CMOS technology. ©2009 IEEE.
KSP Keywords
90-nm, BCH codes, Bit Error Rate(And BER), CMOS Technology, Clock frequency, Forward error correction(FEC), High Speed, ITU-T, Net coding gain, Reed Solomon(RS), Standard Cell