BROWSE
Detail
Journal Article
A compact memory-free architecture for the AES algorithm using resource sharing methods
Cited 27 time in 
Share 
Share
- Authors
- Yong-Sung Jeon, Young-Jin Kim, Dong-Ho Lee
- Issue Date
- 2010-08
- Citation
- Journal of Circuits, Systems and Computers, v.19, no.5, pp.1109-1130
- ISSN
- 0218-1266
- Publisher
- World Scientific Publishing
- Language
- English
- Type
- Journal Article
- Abstract
- This paper presents a resource-shared 8-bit (RS8) architeture for the AES algorithm, which aims at compacting the hardware architecture and allows hardware resources to be shared efficiently between encryption and decryption without using a memory. The RS8 architecture only requires one combined S-box/S-1-box for encryption, decryption and key expansion. The RS8 architecture implements the multiplicative inverse in the composite field GF((24)2) with resource sharing methods. In addition, the number of XOR gates used by the proposed combined MixColumns/InvMixColumns module is less than half that of the conventional 32-bit architecture. When comparing the RS8 architecture with the conventional 32-bit architecture on a Xilinx Spartan2 FPGA, the number of total equivalent slices is reduced by 51%. Additionally, the highest operation frequency of the RS8 architecture is 66 MHz, and the throughput is 24 Mbps. Therefore, the performance of the RS8 architecture is sufficient for low-area applications such as wireless network devices and radio frequency identification (RFID). © 2010 World Scientific Publishing Company.
- KSP Keywords
- 6 MHz, AES Algorithm, First Stokes(S1), Hardware Architecture, Hardware Resources, Multiplicative Inverse, Network devices, Passive radio frequency identification(RFID), Radio Frequency(RF), Resource sharing methods, S-box