상세정보
학술대회
Integrated Parallel Scrambler Design for High-speed Transmission Systems
Cited 1 time in 
Download 1 time
Share 
Download 1 time
Share
- 저자
- 이상훈, P.J. Lee
- 발행일
- 198806
- 출처
- International Symposium on Circuits and Systems 1988, pp.361-364
- 초록
- A general parallel scrambling procedure based on exact relationships between high-speed and low-speed m-sequences is described. In particular, a novel implementation scheme using only one pure-cycling shift register without any exclusive-OR (XOR) gate in the feedback loop for generating the parallel scrambling sequences is presented. The use of a crosspoint switch in this method makes it applicable to a selectable multiplexing factor, thereby enabling the design of a general-purpose parallel scrambling circuit.
- KSP 제안 키워드
- Crosspoint Switch, Feedback Loop, High-speed transmission, Implementation scheme, Pseudo-random sequence(M-sequence), Shift Register, Transmission system, exclusive or(XOR), low speed