BROWSE
Detail
Conference Paper
1.8V-to-1.0V CMOS 65 nm MIPI RFFE Interface Circuit for Millimeter-wave Beamforming Array
Cited 1 time in 
Download 0 time
Share 
Download 0 time
Share
- Issue Date
- 2019-02
- Citation
- International Conference on Advanced Communications Technology (ICACT) 2019, pp.120-123
- Language
- English
- Type
- Conference Paper
- Project Code
- 18HF1500, Development on millimeter-wave beamforming IC for 5G mobile communication, Kim Kwang Seon
- Abstract
- A 1.8V MIPI RF front-end (RFFE) circuit for a slave with a 1.0V supply is designed using a CMOS 65 nm process as a control block for a millimeter-wave beamforming array. It is consisted of a MIPI RFFE slave logic, power-on-reset (PoR), SCLK receiver, and SDATA transceiver to support the MIPI RFFE master-slave interface with MIPI RFFE bus. According to simulation results, the designed MIPI RFFE interface circuit provides rise and fall time of less than 3.3 ns with a 26 pF load (one master-eight slave configuration) at the transmission rate of 26 MHz, satisfying the requirement of 6.5 ns in the MIPI RFFE specification version 1.10.
- KSP Keywords
- 6 MHz, Beamforming array, CMOS 65 nm, Control block, Interface circuit, Master-slave, Power-On-Reset, RF front end, Transmission Rate, Wave beamforming, fall time