ETRI-Knowledge Sharing Plaform



논문 검색
구분 SCI
연도 ~ 키워드


학술대회 TIP: A Temperature Effect Inversion-Aware Ultra-Low Power System-on-Chip Platform
Cited 10 time in scopus Download 2 time Share share facebook twitter linkedin kakaostory
한규승, 이석호, 이재진, 이우주, Massoud Pedram
International Symposium on Low Power Electronics and Design (ISLPED) 2019, pp.1-6
19HB1600, 경량 RISC-V 기반 초저전력 인텔리전트 엣지 지능형반도체 기술 개발, 이재진
Researchers have been trying to exploit the temperature effect inversion (TEI) phenomenon to improve energy efficiency of system-on-chip (SoC) designs without sacrificing its performance. However, TEI-aware low power methods have a critical limitation in that they can only be applied to components within the SoC that do not contain long (global) wires. This is because wire delays continue to increase with rising temperatures irrespective of the operating supply voltage level, which tends to cancel out positive effects of the TEI phenomenon in SoCs. To tackle this limitation and thoroughly utilize the TEI-aware methods, this paper presents new TEI-inspired SoC platform (called TIP), which relies on network-on-chip architecture (called μNoC) to realize system interconnects. The μNoC successfully reduces the total number and length of global wires. By fabricating a TIP prototyping chip in Samsung 28nm FD-SOI technology, we verify the effectiveness of TIP. Extensive post-fabrication measurements demonstrate that the chip while continuing to operate at a target 50MHz clock frequency can lower its supply voltage from 0.54V to 0.48V at 25°C and to 0.44V at 80°C, which results in up to 35% power saving.
KSP 제안 키워드
28nm FD-SOI, Clock frequency, Efficiency of system, Energy Efficiency, Network on Chip(NoC), Post-fabrication, SOI technology, Supply voltage, System-On-Chip(SoC), Temperature effect inversion(TEI), Ultralow power(ULP)