ETRI-Knowledge Sharing Plaform

ENGLISH

성과물

논문 검색
구분 SCI
연도 ~ 키워드

상세정보

학술지 Hardware Implementation and Analysis of Gen-Z Protocol for Memory-Centric Architecture
Cited 8 time in scopus Download 343 time Share share facebook twitter linkedin kakaostory
저자
홍석빈, 권원옥, 오명훈
발행일
202007
출처
IEEE Access, v.8, pp.127244-127253
ISSN
2169-3536
출판사
IEEE
DOI
https://dx.doi.org/10.1109/ACCESS.2020.3008227
협약과제
20HS2700, 메모리 중심 차세대 컴퓨팅 시스템 구조 연구, 오명훈
초록
With the increase in memory-intensive applications, a memory-centric architecture has been proposed in which the central processing units (CPUs) access a pool of fabric-attached memory. This architecture eliminates the dependency of system components and provides benefits for achieving an independent upgrade cycle and fine-grained resource control. However, developing a memory-centric architecture requires new hardware and software for achieving the low-latency and high-bandwidth communication between the memory and the CPU. This paper presents a hardware prototype of a memory-centric architecture using Gen-Z, which is a new universal system interconnect optimized for ultralow latency and ultra-high bandwidth. The Gen-Z hardware prototype was designed according to the core specification 1.0a and implemented in two types of host interfaces. In this study, we measured the performance of the Gen-Z hardware prototype, i.e., the latency and throughput, and compared it with of the solid-state drive (SSD) and local memory. The experimental results indicated that the performance of remote memory access for a specific write request that utilizes the Gen-Z protocol was better than that of the SSD and local memory. Further, we discussed methods for improving the performance of the Gen-Z prototype.
KSP 제안 키워드
Hardware Implementation, Hardware Prototype, Local memory, Low latency, Memory-centric, Remote Memory Access, central processing unit, fine-grained, hardware and software, memory-intensive, resource control
본 저작물은 크리에이티브 커먼즈 저작자 표시 (CC BY) 조건에 따라 이용할 수 있습니다.
저작자 표시 (CC BY)