상세정보
학술지
40-TFLOPS Artificial Intelligence Processor with Function-safe Programmable Many-cores for ISO26262 ASIL-D
- 발행일
- 202008
- 출처
- ETRI Journal, v.42 no.4, pp.468-479
- ISSN
- 1225-6463
- 출판사
- 한국전자통신연구원 (ETRI)
- 협약과제
- 20HS1900, 인공지능프로세서 전문연구실, 권영수
- 초록
- The proposed AI processor architecture has high throughput for accelerating the neural network and reduces the external memory bandwidth required for processing the neural network. For achieving high throughput, the proposed super thread core (STC) includes 128혻×혻128 nano cores operating at the clock frequency of 1.2혻GHz. The function-safe architecture is proposed for a fault-tolerance system such as an electronics system for autonomous cars. The general-purpose processor (GPP) core is integrated with STC for controlling the STC and processing the AI algorithm. It has a self-recovering cache and dynamic lockstep function. The function-safe design has proved the fault performance has ASIL D of ISO26262 standard fault tolerance levels. Therefore, the entire AI processor is fabricated via the 28-nm CMOS process as a prototype chip. Its peak computing performance is 40 TFLOPS at 1.2혻GHz with the supply voltage of 1.1혻V. The measured energy efficiency is 1.3 TOPS/W. A GPP for control with a function-safe design can have ISO26262 ASIL-D with the single-point fault-tolerance rate of 99.64%.
- KSP 제안 키워드
- 28 nm, Autonomous Cars, CMOS Process, Clock frequency, Energy Efficiency, Fault performance, Fault tolerance, High throughput(HTP), Many-Core, Memory bandwidth, Processor architecture
본 저작물은 공공누리 제4유형 : 출처표시 + 상업적 이용금지 + 변경금지 조건에 따라 이용할 수 있습니다.
