ETRI-Knowledge Sharing Plaform

ENGLISH

성과물

논문 검색
구분 SCI
연도 ~ 키워드

상세정보

학술대회 Switching and Heat-dissipation Performance Analysis of an LTCC-based Leadless Surface Mount Package Using a Power Factor Correction Converter
Cited 1 time in scopus Download 6 time Share share facebook twitter linkedin kakaostory
저자
정동윤, 장현규, 조두형, 권성규, 원종일, 이성현, 박건식, 임종원, 이용하
발행일
202102
출처
International Conference on Electronics, Information and Communication (ICEIC) 2021, pp.811-813
DOI
https://dx.doi.org/10.1109/ICEIC51217.2021.9369757
협약과제
19VU1700, 국방 무기체계용 핵심 반도체 부품 자립화 플랫폼 개발, 임종원
초록
We propose a low-temperature co-fired ceramic (LTCC)-based leadless surface mount package to improve switching and heat-dissipation properties of a power semiconductor. A silicon carbide (SiC) Schottky barrier diode (SBD) bare die is embedded to a cavity in the LTCC-based multi-layer substrate. Instead of conventional aluminum wires, a flat copper clip is used to reduce parasitic inductance and electrical resistance caused by bond wires. Multiple vias filled with silver are embedded in the multi-layer substrate to decrease the electrical resistance and to improve heat-dissipation of the package. The measured reverse recovery charge (Qrr) was 18.02 nC at a reverse voltage of 300 V and $di/dt$ of $300\ \mathrm{A}/\mu\mathrm{s}$. It exhibits 18.7% improvement in the Qrr as compared to the conventional TO-220 packaged product using the same bare die. The power loss and heat-dissipation performances of the proposed package was evaluated through a power factor correction (PFC) converter. In comparison with commercial products, we can see that the proposed package has low-loss and high heat-dissipation properties.
KSP 제안 키워드
Commercial products, Electrical Resistance, Low Temperature Cofired Ceramic(LTCC), Low temperature(LT), Multi-layer substrate, Parasitic inductance, Performance analysis, Power factor(P.F), Power factor correction (PFC) converter, Power semiconductor, Reverse voltage