ETRI-Knowledge Sharing Plaform

KOREAN
논문 검색
Type SCI
Year ~ Keyword

Detail

Journal Article A Survey of Polynomial Multiplication With RSA-ECC Coprocessors and Implementations of NIST PQC Round3 KEM Algorithms in Exynos2100
Cited 5 time in scopus Download 146 time Share share facebook twitter linkedin kakaostory
Authors
Jong-Yeon Park, Yong-Hyuk Moon, Wonil Lee, Sung-Hyun Kim, Kouichi Sakurai
Issue Date
2022-01
Citation
IEEE Access, v.10, pp.2546-2563
ISSN
2169-3536
Publisher
IEEE
Language
English
Type
Journal Article
DOI
https://dx.doi.org/10.1109/ACCESS.2021.3138807
Project Code
21HS7200, Development of Adaptive and Lightweight Edge-Collaborative Analysis Technology for Enabling Proactive and Immediate Response and Rapid Learning, Moon Yong Hyuk
Abstract
Polynomial multiplication is one of the heaviest operations for a lattice-based public key algorithm in Post-Quantum Cryptography (PQC). Many studies have been done to accelerate polynomial multiplication with newly developed hardware accelerators or special CPU instructions. However, another method utilizes previously implemented and commercial hardware accelerators for RSA/elliptic curve cryptography (ECC). Reusing an existing hardware accelerator is advantageous, not only for the cost benefit but also for the improvement in performance. In this case, the developer should adopt the most efficient implementation method for the functions provided by a given legacy hardware accelerator. It is difficult to find an optimized implementation for a given hardware accelerator because there are a variety of methods, and each method depends on the functions provided by the given accelerator. In order to solve the problem, we survey methods for polynomial multiplication using RSA/ECC coprocessors and their application for Learning With Error (LWE)-based KEM algorithms of National Institute of Standards and Technology (NIST) PQC round 3 candidates. We implement all known methods for polynomial multiplication with RSA/ECC coprocessors in a platform, commercial mobile system-on-chip (SoC), the Exynos2100 Smart Secure Platform (SSP). We present and analyze the simulation results for various legacy hardware accelerators and give guidance for optimized implementation.
KSP Keywords
Cost benefit, Elliptic Curve Cryptography(ECC), Hardware accelerator, Implementation method, Lattice-based, Learning With Errors, Mobile system, National Institute of Standards and Technology, Polynomial multiplication, Post-Quantum Cryptography, Public key algorithm
This work is distributed under the term of Creative Commons License (CCL)
(CC BY)
CC BY