BROWSE
Detail
Conference Paper
Roofline model and Profiling of HPC benchmarks
Cited 2 time in 
Share 
Share
- Authors
- Iksoo Eo, Woojong Han, Yoomi Park
- Issue Date
- 2022-02
- Citation
- International Conference on Electronics, Information and Communication (ICEIC) 2022, pp.1-4
- Language
- English
- Type
- Conference Paper
- Abstract
- The computational performance of HPC highly depends on the balance between peak performance of processing elements and memory bandwidth. While the external memory is often the constraining factor in HPC, a relatively simple roofline model can provide insight on the bound and bottleneck of HPC performance. It may not provide the accurate performance numbers on a specific workload, however it will offer practical insights to both programmers and HW architects on the optimization points. We run the representative benchmark STREAM, HPCG and HPL on ARM and X86 node (server). We compare the peak performance and memory bandwidth published by the vendor with profile data gathered with STREAM, HPCG and HPL to prove validity of the simple roofline model. The HPCG and HPL benchmark result shows that HPCG is memory bound while the HPL benchmark is compute bound. The roofline model also shows the balance point of each architecture between memory bandwidth and peak computational performance.
- KSP Keywords
- Balance point, Constraining factor, HPC benchmarks, Memory bandwidth, Profile Data, computational performance, external memory, memory bound, peak performance, roofline model