BROWSE
Detail
Journal Article
Power Limiter with PIN Diode Embedded in Cavity to Minimize Parasitic Inductance
- Authors
- Dong Yun Jung, Kun Sik Park, Jong Il Won, Doohyung Cho, Sungkyu Kwon, Hyun Gyu Jang, Jong-Won Lim
- Issue Date
- 2022-11
- Citation
- Journal of Electromagnetic Engineering and Science, v.22, no.6, pp.686-688
- ISSN
- 2671-7255
- Publisher
- 한국전자파학회 (KIEES)
- Language
- English
- Type
- Journal Article
- Abstract
- This letter introduces a power limiter that limits the input power to protect the receiver when a large power enters the radio frequency receiver. When the power limiter receives a large power signal, a positive-intrinsic-negative (PIN) diode is turned on to limit the input power by lowering the impedance. We analyzed the characteristics of the power limiter according to the method of connecting the PIN diode in parallel with the input and output transmission lines of the power limiter. By embedding a PIN diode into the cavity and minimizing the length of the wire, a power limiter was designed and implemented to minimize parasitic inductance. In the S-band, the proposed power limiter's insertion loss was below 0.5 dB, and the reflection loss characteristics were below 15 dB. Furthermore, it achieved an output P1dB of 21.8 dBm at 3.5 GHz.
- KSP Keywords
- 3.5 GHz, Input power, Loss characteristics, PIN Diode, Parasitic inductance, Power Signal, Power limiter, Radio Frequency(RF), S-Band, Transmission line, input and output
This work is distributed under the term of Creative Commons License (CCL)
(CC BY NC)
(CC BY NC)
