ETRI-Knowledge Sharing Plaform

ENGLISH

성과물

논문 검색
구분 SCI
연도 ~ 키워드

상세정보

학술지 Power Limiter with PIN Diode Embedded in Cavity to Minimize Parasitic Inductance
Cited 0 time in scopus Download 48 time Share share facebook twitter linkedin kakaostory
저자
정동윤, 박건식, 원종일, 조두형, 권성규, 장현규, 임종원
발행일
202211
출처
Journal of Electromagnetic Engineering and Science, v.22 no.6, pp.686-688
ISSN
2671-7255
출판사
한국전자파학회 (KIEES)
DOI
https://dx.doi.org/10.26866/jees.2022.6.l.10
협약과제
21IU1200, 국방 무기체계용 핵심 반도체 부품 자립화 플랫폼 개발, 임종원
초록
This letter introduces a power limiter that limits the input power to protect the receiver when a large power enters the radio frequency receiver. When the power limiter receives a large power signal, a positive-intrinsic-negative (PIN) diode is turned on to limit the input power by lowering the impedance. We analyzed the characteristics of the power limiter according to the method of connecting the PIN diode in parallel with the input and output transmission lines of the power limiter. By embedding a PIN diode into the cavity and minimizing the length of the wire, a power limiter was designed and implemented to minimize parasitic inductance. In the S-band, the proposed power limiter's insertion loss was below 0.5 dB, and the reflection loss characteristics were below 15 dB. Furthermore, it achieved an output P1dB of 21.8 dBm at 3.5 GHz.
KSP 제안 키워드
3.5 GHz, Input power, Loss characteristics, PIN Diode, Parasitic inductance, Power Signal, Power limiter, Radio Frequency(RF), S-Band, Transmission line, input and output
본 저작물은 크리에이티브 커먼즈 저작자 표시 - 비영리 (CC BY NC) 조건에 따라 이용할 수 있습니다.
저작자 표시 - 비영리 (CC BY NC)