BROWSE
Detail
Conference Paper
DQ and DQS Receiver for HBM3 Memory Interface with DFE Offset Calibration
Cited 0 time in 
Share 
Share
- Authors
- Sujin Park, Young-Deuk Jeon, Yi-Gyeong Kim, Min-Hyung Cho, Jinho Han, Jaehoon Chung, Jaewoong Choi, Youngsu Kwon
- Issue Date
- 2023-10
- Citation
- International SoC Design Conference (ISOCC) 2023, pp.215-216
- Publisher
- IEEE
- Language
- English
- Type
- Conference Paper
- Abstract
- This paper describes data (DQ) and data strobe (DQS) receiver for the HBM3 memory interface. The proposed DQ receiver based on a decision feedback equalizer (DFE) optimizes the eye-opening by using DFE offset calibration. Also, the area of the DQ receiver can be reduced by combining amplification, DFE control, and offset calibration in the preamplifier at once. The proposed DQS receiver uses the duty-cycle calibration and preamble period correction and can process an 8Gb/s signal without preamble error.
- KSP Keywords
- Duty cycle(DC), Memory interface, decision feedback equalizer, offset calibration