ETRI-Knowledge Sharing Plaform

KOREAN
논문 검색
Type SCI
Year ~ Keyword

Detail

Journal Article A Reconfigurable Step-Down Switched-Capacitor Power Converter Using Optimized Partial Series-Parallel (OPSP) Topology
Cited 0 time in scopus Share share facebook twitter linkedin kakaostory
Authors
Chunghee Jang, Dong-Hyun Shin, Young-Kyu Kim, Tony Tae-Hyoung Kim, Sukho Lee, Kwang-Hyun Baek
Issue Date
2024-06
Citation
IEEE Transactions on Circuits and Systems II: Express Briefs, v.71, no.6, pp.2941-2945
ISSN
1549-7747
Publisher
Institute of Electrical and Electronics Engineers
Language
English
Type
Journal Article
DOI
https://dx.doi.org/10.1109/TCSII.2024.3354283
Abstract
This brief presents a reconfigurable step-down switched-capacitor power converter fabricated using a 180 nm CMOS process for low-power applications. The proposed Optimized Partial Series-Parallel (OPSP) topology aims to achieve an intermediate voltage conversion ratio while more effectively minimizing parasitic capacitor losses. This improvement is realized by eliminating one of the flying capacitors, specially the one responsible for the largest parasitic capacitor voltage swing, distinguishing it from the previously reported Partial Series-Parallel (PSP) topology. Furthermore, the use of NMOS capacitor in conjunction with flying parasitic junction capacitors is also proposed to enhance the capacitor density. This switched-capacitor power converter is capable of delivering a 1.8 V output within an input voltage range spanning from 3.1 V to 4.1 V. Employing the methods outlined in this brief enables the attainment of a peak power conversion efficiency of 83.1% when the load current is 1.8 mA.
KSP Keywords
CMOS Process, Capacitor Losses, Capacitor Voltage Swing, Conversion efficiency(C.E.), Input voltage, Load current, Low-Power, Peak power, Power applications, Series-Parallel, Step-down