Subjects : Current-mode circuits
| Type | Year | Title | Cited | Download |
|---|---|---|---|---|
| Journal | 2017 | Wire Optimization and Delay Reduction for High-Performance on-Chip Interconnection in GALS Systems Oh Myeong-Hoon ETRI Journal, v.39, no.4, pp.582-591 | 2 | 원문 |
| Status | Year | Patent Name | Country | Family Pat. | KIPRIS |
|---|---|---|---|---|---|
| No search results. | |||||
| Type | Year | Research Project | Primary Investigator | Download |
|---|---|---|---|---|
| No search results. | ||||