Subjects : Multichannel application
Type | Year | Title | Cited | Download |
---|---|---|---|---|
Conference | 2005 | A 1.25Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with an Improved Effective Phase Resolution 성창경 International SoC Design Conference (ISOCC) 2005, pp.247-250 |
Status | Year | Patent Name | Country | Family Pat. | KIPRIS |
---|---|---|---|---|---|
No search results. |
Type | Year | Research Project | Primary Investigator | Download |
---|---|---|---|---|
No search results. |