ETRI-Knowledge Sharing Plaform

KOREAN
특허 검색
Status Country
Year ~ Keyword

Detail

Registered DUAL STRUCTURE FINFET AND METHOD OF MANUFACTURING THE SAME

이중 구조 핀 전계 효과 트랜지스터 및 그 제조 방법
이미지 확대
Inventors
Cho Young Kyun, Kim Jongdae, Roh Tae Moon
Application No.
11924903 (2007.10.26)
Publication No.
20080135935 (2008.06.12)
Registration No.
7759737 (2010.07.20)
Country
UNITED STATES
Project Code
06MB3100, Components/Module technology for Ubiquitous Terminals, Kim Jongdae
Abstract
Provided are a dual structure FinFET and a method of fabricating the same. The FinFET includes: a lower device including a lower silicon layer formed on a substrate and a gate electrode vertically formed on the substrate; an upper device including an upper silicon layer formed on the lower device and the vertically formed gate electrode; and a first solid source material layer, a solid source material interlayer insulating layer, and a second solid source material layer sequentially formed between the lower silicon layer and the upper silicon layer. Therefore, the FinFET can be provided which enhances the density of integration of a circuit, suppresses thin film damages due to ion implantation using solid phase material layers, and has a stabilized characteristic by a simple and low-cost process. Also, mobility of an upper device can be improved to enhance current drivability of the upper device, isolation can be implemented through a buried oxide layer to reduce an effect due to a field oxide layer, and raised source and drain can be implemented to reduce serial resistance components of the source and drain to increase current drivability.