ETRI-Knowledge Sharing Plaform

Cmos Process Cmos Technology Digital Multimedia Broadcasting Haar-Like Features System-On-Chip(SoC) Turbo Decoder Video Codec Fpga Implementation Mpeg-4 Video Single-Chip Phase Shifter Baseband Receiver Simulation Results Ict Convergence Negative Resistance Phased Array Phase Error Real-Time Application Radar Transceiver Standard Cell Library Creative Technology X-Band Embedded Dsp Gain Control Lte Uplink MPEG-4 AVC Memory System Noise Figure(NF) Cost-Effective Fixed-Point Low-If Power Dissipation Rescue Robot Discrete Cosine Transform Frequency Synthesizer Face Detection Low Power Consumption Memory Address Experimental Result H.264 Video Decoder Multimedia Decoding Radar System Signal Noise Ratio(SNR) Soft Processor Shuffling Algorithm Through-The-Wall Virtual Platform Face Recognition System Frequency-Modulated Continuous Wave(FMCW) Process Technology Class B 65nm Cmos Xilinx Virtex Colpitts Oscillator Hardware Design Memory Bandwidth Performance Bottleneck Parallel Memory Parallel Processing Fire-Fighting Channel Estimation(CE) Conflict Graph C Language Computing Power Correction System Continuous Wave Radar Broadcasting Services Through-Wall Radar 2D-IDCT Video Coding Embedded Media Eye Detection Estimation Technique Frequency Tuning Range Filter Order Fractional-N Pll High Gain Illumination Invariant Impulse Radio(IR) Input Power Internal Loads Low-Complexity Multimedia Applications Multimedia Data Number Of Cycles Oscillator Circuit Packet Error Rate Power Band Power Gain Real-Time Test Spectrum Leasing Secondary User(Su) Secondary Link Supply Noise(SN) Critical Path Array Size Charge Pump Data Capture Information And Communication Elimination Method Ghz Band High Signal-To-Noise Ratio Hand-Written High-Precision High-Quality Image Format Impulse Radar Impulse Signal K-Band Logic Depth Linked List Loop Bandwidth Motion Estimation(ME) Motion Compensation(MoCo) Monopulse Radar Physical Layer Security(Physec) Parallel Programming Model Programming Models Quality Of Service(QoS) Risc Core Subthreshold Region Sub-1v Cmos Bandgap Reference Small Area Transmission Strategy Assembly Code Backward Compatibility Bit Serial Terrestrial Trunked Radio(TETRA) Video Processing Technology Infrastructure Viterbi Decoder Rms Error 3gpp Lte Systems Error Rate Performance Effective Implementation Finite Impulse Response (Fir) Filter Fpga Device Feedback Loop Fmcw Radar Sensor Heterogeneous Feature High Flexibility High-Resolution Hardware Model High Voltage Impulse Generator Instruction Sets Latency Time Low Voltage Operation Low Supply Voltage Lc Tank Mimo Detection Multiple Input Multiple Output(MIMO) Modulation Scheme Mhz Bandwidth Memory Access Pattern National Standard Optimal Transmission Robot Applications Resource Utilization Sub-Mmwave Analog To Digital Converter(ADC) Audio Processing Audio Effects Channel State Information(CSI) Common Subexpression Elimination Doppler Effect Control Logic Data Services(DSs) Detection And Tracking Sampling Time(Ts) Target Information Test Standards Worst-Case Efficient Algorithms Eureka-147 Filter Coefficients Frequency Error(FE) Gain Range Hardware And Software Integrity Verification Inverse Quantization Infrastructure Support Max-Log-Map Algorithm Multi-Core Architecture Mobile Media Modulation Bandwidth Operational Amplifiers(Op-Amps) Physical Random Access Channel(PRACH) Random Access Preamble Quad-Core Rate Control Receiver Module Radar Sensing Self-Quotient Image Speech Codec Software And Hardware Co-Design Tv Applications Audio Codec Cascaded Classifier Complementary Metal-Oxide-Semiconductor(CMOS) Dedicated Hardware Design And Implementation Beam Steering 2D-DCT 40nm Cmos Vector Sum Vlsi Architecture Video Formats Enhanced Data Rate Feature Extraction High Throughput(HTP) Its Architecture Linear Discriminant Analysis(LDA) Ka-Band Logical Depth Low Noise Amplifier(LNA) Mobile Tv Memory Page Memory Modules Micro-Processor Open Technology Physical Memory Performance Degradation Power Device Rescue Operation Subthreshold Cmos Radar Signal Processing Silicon Wafer Array Receivers Chirp Signals Current-Mode(CM) Code Generator Data Processing Development Environment Digital Audio Effect Distributed Arithmetic Architecture Decoder Architecture Data Broadcasting Biased Error Differential Vco Two-Dimensional(2D) Just-In-Time Video System Low Latency Wide Frequency Error Resilience(ER) Error Concealment External And Internal Fpga Platform Hand-Held Hardware System Illumination Effect Multiple Constant Multiplication(MCM) Maximum Output Power Noise Frequency Operating Energy Preamble Detection Detection Method Symbol Mapping Single Channel Application Software Access Conflict CMOS RF Configurable Memory Coding And Decoding Channel Decoder Design Method Baseband Processor Baseband Chip Total Power Unmanned Aerial Vehicle Wireless Multimedia Ergodic Rate Embedded Control Error Amplifier Uwb Radar Finite Impulse Response Filter(FIR filter) Form Factor High Reliability Human Detection Imperfect Csit Limited Visibility Locking Range Low Phase Noise Multi-Core Processor Operating System Offset Voltage Power Delay Profile(PDP) Pipeline Structure Primary Users(PUs) Pipelined Adc Push-Pull Pll Synthesizer Qr Decomposition Qos Level Radar Cross Section Radar Applications Software Implementation Small Size 5 Ghz Transmit Beamforming Ac-Dc Audio And Video Control Range Computational Complexity Computational Requirements Detection Latency Detection Techniques Detection Algorithm Discrete Fourier Transform Digital Audio Broadcasting Bit Rate Time Duration Temperature Variations 0.18um Cmos Variable Length Coding Verification Module Transaction Level Model Wide Tuning Efficient Architecture Error Correction Fpga/Asic Implementation Hw-Sw Codesign High Speed Hierarchical Modulation Hardware Implementation Intra Refresh Lte Downlink M-Algorithm Overall Performance Pulse Width Quasi-Ml Rf Front End Radar Soc Secrecy Rate Scan Conversion