ETRI-Knowledge Sharing Plaform

Fpga Implementation Cmos Technology Single Chip Xilinx Virtex Digital Multimedia Broadcasting Haar-Like Features Signal Noise Ratio(SNR) Radar System Gain Control Mpeg-4 Video Real-Time Applications Creative Technology Parallel Memory Phase Shifter System-On-Chip(SoC) Video Codec Turbo Decoder Phase Error Low-Noise Amplifier(LNA) Memory System Data Services(DSs) Noise Figure Standard Cell Library Control Logic Low-If Virtual Platform Max-Log-Map Algorithm Continuous Wave Radar Ict Convergence Ghz Band Hardware And Software Small Area Negative Resistance Phased Array Rescue Robot Complementary Metal-Oxide-Semiconductor(CMOS) Experimental Result Viterbi Decoder X-Band Frequency Synthesizer MPEG-4 AVC Shuffling Algorithm Frequency Modulated Continuous Wave(FMCW) Through-The-Wall Colpitts Oscillator Impulse-Radio(IR) Error Correction Cost-Effective Power Dissipation 120 Ghz H.264 Video Decoder Memory Address Small Size Embedded Dsp Limited Visibility Multimedia Decoding Face Detection Class B Hardware Design High Performance Parallel Processing Radar Transceiver Low Power Consumption Simulation Results Face Recognition System Baseband Receiver Fire-Fighting Control Range Performance Bottleneck Soft Processors Broadcasting Services Memory Bandwidth Power Gain Design And Implementation Lte Uplink Process Technology Receiver Module Biased Error Controlled Resistor Memory Access Pattern Mobile Media Peak Amplitude Power Ratio Power Band Secondary Link Bit Rate Development Environment Offset Voltage Software Architecture Loop Bandwidth(BW) Sub-1v Cmos Bandgap Reference Fractional-N Pll Low-Voltage Operation Micro-Processor Memory Processing Rescue Operations Hand-Held High Speed Memory Modules Core Circuit Motion Estimation(ME) Critical Path Efficient Architecture Human Detection Technological Solutions Decoder Architecture Imperfect Csit Audio Codec Pll Synthesizer Low Supply Voltage 5 Ghz 40nm Cmos Ac-Dc Detection Latency Drone Detection Error Amplifier Spin-Torque Transfer Multiple Constant Multiplication(MCM) Uwb Radar Shift Register Two-Dimensional(2D) Data Capture Radar Sensing Code Generator Future Directions Intra Refresh Rf Front-End Real-Time Test Radar Applications Subthreshold Cmos Iii-V Devices Operating System Temperature Variations Digital Audio Effect 65nm Cmos Vlsi Architecture Information And Communication Application Software Quasi-Ml Real-Time Operation Distributed Arithmetic Architecture Efficient Algorithms Monolithic Integrated Circuit Nanometer-Scale Power Device Fmcw Radar Sensor Mhz Bandwidth Subthreshold Region Elimination Method Hand-Written Optimal Transmission Motion Compensation(MoCo) Video Formats Audio Processing Coding And Decoding Error Rate Performance Hardware Implementation Sample Data Latency Time Negative Transconductance Self-Quotient Image Data Capacity Equivalent Resistance High-Quality Multiple Input Multiple Output(MIMO) Error Concealment Double Date Rate Inp Hbt Inverse Quantization Long Term Evolution(LTE) Memory Page Risk Detection Beam Steering Capacitor Load Preamble Detection Open Technology Single Carrier Frequency Division Multiple Access(SCFDMA) Target Information Illumination Invariant Digital Signal Processing 2D-DCT 0.18um Cmos 3gpp Lte Systems Detection Algorithm Feedback Loop Linear Discriminant Analysis(LDA) New Technology High Bandwidth Memory(HBM) Resource Utilization CMOS RF C Language Differential Vco Estimation Technique Fpga/Asic Implementation Hardware Module Just-In-Time Modified Discrete Cosine Transform(MDCT) Logic Synthesis Radar Cross Section(RCS) Cascaded Classifier Mimo Detection Speech Codec Audio Effects Backward Compatibility Finite Impulse Response (Fir) Filter Logic Depth Infrastructure Support Pre-Coding Pulse Width Radar Soc Coding Gain Inverse Fast Fourier Transform(IFFT) Iterative Decoder Operating Energy Oscillation Frequency Scaling Down Silicon Wafer M-Algorithm Rms Error Radio Frequency (Rf) Total Power Transaction Level Model Analog-To-Digital Converters(ADCs) Artificial Intelligence Data Processing Optical Devices Radar Signal Processing Hardware System Access Conflict Broadband Communication Channel State Information(CSI) Feature Extraction Micro-Motion Multimodal Sensing Overall Performance Software Implementation Secrecy Rate Small Unmanned Aerial Vehicle Through-Wall Radar Current-Mode(CM) Dedicated Hardware Ergodic Rate Heterogeneous Feature High Gain Locking Range Monopulse Radar Channel Estimation(CE) Environmental Information Filter Order Magnetic Random Access Memory Quad-Core Recent Trends Terahertz Technology Conflict Graph Storage Device Semiconductor Technology Sensing Technology Sige Bicmos Process Embedded Media Form Factor Modulation Bandwidth Reference Model Target Echoes Communication System Detection And Tracking Hardware Model Mobile Tv Multicore Architecture Physical Random Access Channel(PRACH) Rf Receiver Symbol Mapping Audio And Video Configurable Memory Data Broadcasting High Resolution Logical Depth Iii-V Compound Semiconductors Large Amounts Of Data Robot Applications Supply Noise(SN) Tv Applications Development Trends Access Method Discrete Fourier Transform Image Formats Processing-In-Memory Quality-Of-Service(QoS) Rate Control Transmission Strategies Computing Power Design Method Qos Level Phase Resolution Risc Core Channel Decoder Low Current Power Delay Profile(PDP) Modulation Scheme Video System Bit Serial Disaster Risk Gm-Boosting Multimedia Applications Virtex-6 DVB-H Next-Generation Performance Degradation Spectrum Leasing Terrestrial Trunked Radio(TETRA) Effective Implementation Doppler Effect Input Power Impulse Signal Verification Module Detection Method Eureka-147 External And Internal Parallel Programming Model Linear Phase Assembly Code High Voltage Impulse Generator Maximum Output Power Packet Error Rate Transmit Beamforming Sampling Time(Ts) Technology Infrastructure Video Processing Single Channel Baseband Chip Charge Pump Lc Tank Mobile Multimedia Pipelined Adc Push-Pull Random Access Preamble Worst-Case Sub-Mmwave Array Size Correction System Low Complexity Micro-Doppler Gain Range High Reliability Integrity Verification Linked List Lte Downlink Physical Memory Video Coding Computational Complexity Error Resilience Fpga Platform High Flexibility Illumination Effect Ka-Band Physical Layer Security(Physec) Programming Models Processing Speed Time Duration Verilog Rtl Computational Requirements Wireless Multimedia Transconductance (Gm) 2D-IDCT Op-Amp Primary Users(PUs) Phase Control Array Receivers Fixed Point Operation National Standard Secondary User(Su) 6 Ghz Writing Speed Vector Sum Common Subexpression Elimination Digital Audio Broadcasting Electronic Devices Multi-Core Processor Reed-Solomon Decoder Wide Tuning Dynamic Random-Access Memory(DRAM) Instruction Sets Scan Conversion Variable Length Coding Visual Information Baseband Processor Frequency Tuning Range Channel Noise Detection Techniques Fpga Device High Signal-To-Noise Ratio High Throughput Low Latency Multimedia Data Test Standards Enhanced Data Rate Eye Detection Embedded Control Internal Loads High-Precision Software And Hardware Co-Design Hierarchical Modulation Spiking Neural Networks Frequency Error Impulse Radar Xilinx Fpga Chirp Signals Low Phase Noise Oscillator Circuit Qr Decomposition Source Coding Filter Coefficients Hw/Sw Co-Design Its Architecture Pipeline Structure Operating Frequency Number Of Cycles Noise Frequency Quantum Device Wide Frequency