ETRI-Knowledge Sharing Plaform

Cmos Process Cmos Technology Digital Multimedia Broadcasting Phase Shifter Haar-Like Features Single-Chip Turbo Decoder Video Codec Fpga Implementation Mpeg-4 Video System-On-Chip(SoC) Baseband Receiver Simulation Results Ict Convergence Negative Resistance Phased Array Phase Error Phase Noise Real-Time Application Radar Transceiver Standard Cell Library Creative Technology Embedded Dsp Gain Control Lte Uplink MPEG-4 AVC Memory System Noise Figure(NF) X-Band Cost-Effective Fixed-Point Low-If Power Dissipation Rescue Robot Discrete Cosine Transform Face Detection Low Power Consumption Memory Address Experimental Result H.264 Video Decoder Multimedia Decoding Shuffling Algorithm Signal Noise Ratio(SNR) Soft Processor Face Recognition System Frequency-Modulated Continuous Wave(FMCW) Fmcw Radar Process Technology Radar Sensor Through-The-Wall Virtual Platform Class B 65nm Cmos Xilinx Virtex Colpitts Oscillator Hardware Design Memory Bandwidth Performance Bottleneck Parallel Memory Parallel Processing Fire-Fighting 2D-IDCT Broadcasting Services Channel Estimation(CE) Continuous Wave Radar Correction System Conflict Graph C Language Computing Power Embedded Media Eye Detection Estimation Technique Filter Order Fractional-N Pll Frequency Tuning Range High Gain Internal Loads Illumination Invariant Low-Complexity Impulse Radio(IR) Input Power Multimedia Applications Multimedia Data Number Of Cycles Oscillator Circuit Packet Error Rate Power Band Power Gain Real-Time Test Supply Noise(SN) Through-Wall Radar Spectrum Leasing Secondary User(Su) Secondary Link Video Coding Array Size Critical Path Charge Pump Ghz Band High Signal-To-Noise Ratio Hand-Written High-Precision Impulse Radar Impulse Signal High-Quality Image Format Logic Depth Loop Bandwidth Linked List Motion Estimation(ME) Motion Compensation(MoCo) Monopulse Radar Physical Layer Security(Physec) Parallel Programming Model Programming Models Quality Of Service(QoS) Risc Core Subthreshold Region Sub-1v Cmos Bandgap Reference Small Area Data Capture Elimination Method Information And Communication 3gpp Lte Systems Assembly Code Backward Compatibility Bit Serial Effective Implementation Error Rate Performance Fpga Device Finite Impulse Response (Fir) Filter Feedback Loop Heterogeneous Feature High Flexibility High-Resolution Hardware Model High Voltage Impulse Generator Instruction Sets Latency Time Low Supply Voltage Lc Tank Low Voltage Operation Mimo Detection Multiple Input Multiple Output(MIMO) Mhz Bandwidth Memory Access Pattern National Standard Optimal Transmission Resource Utilization Rms Error Robot Applications Sub-Mmwave Technology Infrastructure Terrestrial Trunked Radio(TETRA) Transmission Strategy Video Processing Viterbi Decoder Modulation Scheme Analog To Digital Converter(ADC) Audio Processing Audio Effects Common Subexpression Elimination Channel State Information(CSI) Control Logic Data Services(DSs) Doppler Effect Detection And Tracking Eureka-147 Efficient Algorithms Frequency Error(FE) Filter Coefficients Gain Range Frequency Synthesizer Hardware And Software Integrity Verification Inverse Quantization Infrastructure Support Max-Log-Map Algorithm Modulation Bandwidth Multi-Core Architecture Mobile Media Operational Amplifiers(Op-Amps) Physical Random Access Channel(PRACH) Quad-Core Rate Control Random Access Preamble Self-Quotient Image Radar Sensing Receiver Module Software And Hardware Co-Design Speech Codec Target Information Test Standards Sampling Time(Ts) Worst-Case 2D-DCT Audio Codec Beam Steering Cascaded Classifier Complementary Metal-Oxide-Semiconductor(CMOS) Design And Implementation Dedicated Hardware Enhanced Data Rate Feature Extraction High Throughput(HTP) Linear Discriminant Analysis(LDA) Ka-Band Logical Depth Its Architecture Low Noise Amplifier(LNA) Mobile Tv Micro-Processor Memory Page Memory Modules Open Technology Physical Memory Performance Degradation Power Device Rescue Operation Subthreshold Cmos Radar System Radar Signal Processing Silicon Wafer 40nm Cmos Vector Sum Vlsi Architecture Video Formats Tv Applications Two-Dimensional(2D) Array Receivers Just-In-Time Biased Error Chirp Signals Code Generator Development Environment Distributed Arithmetic Architecture Detection Method Data Broadcasting Differential Vco Data Processing Digital Audio Effect Decoder Architecture Error Resilience(ER) Error Concealment External And Internal Fpga Platform Hand-Held Hardware System Illumination Effect Low Latency Multiple Constant Multiplication(MCM) Maximum Output Power Operating Energy Preamble Detection Single Channel Symbol Mapping Wide Frequency Current-Mode(CM) Video System Application Software Access Conflict Ergodic Rate Baseband Processor Baseband Chip Coding And Decoding Channel Decoder CMOS RF Configurable Memory Design Method Embedded Control Error Amplifier Finite Impulse Response Filter(FIR filter) Form Factor High Reliability Human Detection Imperfect Csit Limited Visibility Operating System Offset Voltage Power Delay Profile(PDP) Pipeline Structure Primary Users(PUs) Pipelined Adc Push-Pull Pll Synthesizer Qr Decomposition Qos Level Radar Applications Radar Cross Section Small Size Uwb Radar Total Power Software Implementation Wireless Multimedia Multi-Core Processor Locking Range 0.18um Cmos Ac-Dc Audio And Video Bit Rate Computational Requirements Control Range Computational Complexity Detection Techniques Detection Algorithm Detection Latency Digital Audio Broadcasting Efficient Architecture Error Correction Fpga/Asic Implementation Hw-Sw Codesign High Speed Hierarchical Modulation Hardware Implementation Intra Refresh Lte Downlink M-Algorithm Overall Performance Quasi-Ml Rf Front End Radar Soc Temperature Variations 5 Ghz Wide Tuning Transmit Beamforming Time Duration Discrete Fourier Transform Secrecy Rate Scan Conversion Variable Length Coding Verification Module Pulse Width Transaction Level Model