ETRI-Knowledge Sharing Plaform

Cmos Process Cmos Technology Digital Multimedia Broadcasting Phase Shifter Haar-Like Features System-On-Chip(SoC) Video Codec Turbo Decoder Fpga Implementation Mpeg-4 Video Single-Chip Baseband Receiver Simulation Results Ict Convergence Negative Resistance Phased Array Phase Error Real-Time Application Radar Transceiver Standard Cell Library Creative Technology Embedded Dsp Gain Control Lte Uplink X-Band MPEG-4 AVC Memory System Noise Figure(NF) Cost-Effective Fixed-Point Low-If Power Dissipation Rescue Robot Discrete Cosine Transform Frequency Synthesizer Face Detection Low Power Consumption Memory Address Experimental Result H.264 Video Decoder Multimedia Decoding Radar System Signal Noise Ratio(SNR) Soft Processor Shuffling Algorithm Virtual Platform Face Recognition System Frequency-Modulated Continuous Wave(FMCW) Process Technology Through-The-Wall Class B 65nm Cmos Xilinx Virtex Colpitts Oscillator Hardware Design Memory Bandwidth Performance Bottleneck Parallel Memory Parallel Processing Fire-Fighting Video Coding Channel Estimation(CE) Correction System Conflict Graph Continuous Wave Radar C Language Computing Power Broadcasting Services Eye Detection Estimation Technique Embedded Media Fractional-N Pll Filter Order Frequency Tuning Range High Gain Illumination Invariant Impulse Radio(IR) Input Power Internal Loads Low-Complexity 2D-IDCT Multimedia Applications Multimedia Data Number Of Cycles Oscillator Circuit Power Band Packet Error Rate Power Gain Real-Time Test Spectrum Leasing Secondary User(Su) Secondary Link Supply Noise(SN) Through-Wall Radar Critical Path Charge Pump Array Size Data Capture Elimination Method High Signal-To-Noise Ratio Hand-Written Ghz Band High-Quality High-Precision Image Format Information And Communication Loop Bandwidth Logic Depth Impulse Radar Impulse Signal K-Band Linked List Motion Estimation(ME) Motion Compensation(MoCo) Physical Layer Security(Physec) Parallel Programming Model Programming Models Monopulse Radar Quality Of Service(QoS) Risc Core Subthreshold Region Sub-1v Cmos Bandgap Reference Small Area Video Processing Viterbi Decoder Assembly Code Backward Compatibility Bit Serial Error Rate Performance Effective Implementation Fmcw Radar Sensor Finite Impulse Response (Fir) Filter Fpga Device Feedback Loop Heterogeneous Feature High Flexibility Hardware Model High Voltage Impulse Generator High-Resolution Instruction Sets Low Voltage Operation Low Supply Voltage Lc Tank Latency Time 3gpp Lte Systems Mimo Detection Multiple Input Multiple Output(MIMO) Modulation Scheme Mhz Bandwidth Memory Access Pattern National Standard Optimal Transmission Resource Utilization Rms Error Robot Applications Sub-Mmwave Terrestrial Trunked Radio(TETRA) Transmission Strategy Technology Infrastructure Worst-Case Channel State Information(CSI) Common Subexpression Elimination Control Logic Analog To Digital Converter(ADC) Audio Processing Audio Effects Data Services(DSs) Doppler Effect Detection And Tracking Efficient Algorithms Eureka-147 Filter Coefficients Frequency Error(FE) Hardware And Software Gain Range Inverse Quantization Integrity Verification Infrastructure Support Max-Log-Map Algorithm Modulation Bandwidth Multi-Core Architecture Mobile Media Operational Amplifiers(Op-Amps) Physical Random Access Channel(PRACH) Random Access Preamble Quad-Core Rate Control Radar Sensing Self-Quotient Image Receiver Module Speech Codec Software And Hardware Co-Design Sampling Time(Ts) Target Information Test Standards Vector Sum Vlsi Architecture Video Formats Cascaded Classifier Complementary Metal-Oxide-Semiconductor(CMOS) Beam Steering Design And Implementation Dedicated Hardware Enhanced Data Rate Feature Extraction High Throughput(HTP) Its Architecture Logical Depth Ka-Band Linear Discriminant Analysis(LDA) Low Noise Amplifier(LNA) 40nm Cmos 2D-DCT Audio Codec Mobile Tv Micro-Processor Memory Page Memory Modules Open Technology Performance Degradation Power Device Physical Memory Radar Signal Processing Subthreshold Cmos Rescue Operation Silicon Wafer Tv Applications Video System Code Generator Chirp Signals Current-Mode(CM) Array Receivers Biased Error Development Environment Distributed Arithmetic Architecture Decoder Architecture Data Broadcasting Differential Vco Data Processing Digital Audio Effect Error Resilience(ER) Error Concealment External And Internal Hardware System Just-In-Time Illumination Effect Two-Dimensional(2D) Wide Frequency Fpga Platform Hand-Held Detection Method Low Latency Multiple Constant Multiplication(MCM) Maximum Output Power Noise Frequency Operating Energy Preamble Detection Symbol Mapping Single Channel CMOS RF Coding And Decoding Channel Decoder Configurable Memory Application Software Access Conflict Baseband Chip Baseband Processor Design Method Ergodic Rate Error Amplifier Finite Impulse Response Filter(FIR filter) Form Factor High Reliability Human Detection Imperfect Csit Locking Range Low Phase Noise Limited Visibility Embedded Control Wireless Multimedia Multi-Core Processor Operating System Offset Voltage Power Delay Profile(PDP) Pipeline Structure Primary Users(PUs) Pll Synthesizer Pipelined Adc Push-Pull Qr Decomposition Qos Level Radar Applications Radar Cross Section Software Implementation Small Size Total Power Uwb Radar Unmanned Aerial Vehicle Variable Length Coding Verification Module Computational Requirements Computational Complexity Audio And Video Ac-Dc Bit Rate Detection Techniques Detection Algorithm Detection Latency Discrete Fourier Transform Digital Audio Broadcasting Efficient Architecture Error Correction Fpga/Asic Implementation Hw-Sw Codesign High Speed Intra Refresh Hardware Implementation Lte Downlink 0.18um Cmos 5 Ghz Wide Tuning Hierarchical Modulation Control Range M-Algorithm Overall Performance Pulse Width Rf Front End Quasi-Ml Radar Soc Secrecy Rate Scan Conversion Transaction Level Model Temperature Variations Time Duration Transmit Beamforming