ETRI-Knowledge Sharing Plaform

Convolution Neural Network(CNN) Digital Multimedia Broadcasting Wireless-Powered Communication Network(WPCN) Haar-Like Features High Performance Lte Uplink Fpga Implementation Cmos Technology Hardware Accelerator Turbo Decoder Baseband Receiver Optimal Solution Standard Cell Library Real-Time Application Energy Efficiency Optimization Multi-Antenna Ultra-Thin Wireless Powered Network MPEG-4 AVC Fast Fourier Transform (Fft) Low-If Hardware Complexity Face Detection Low Power Consumption Optimization Problem H.264 Video Decoder Fft Processor Multimedia Decoding Face Recognition System Energy Harvesting(EH) Virtual Platform Low Latency Xilinx Virtex Cmos Process Discrete Fourier Transform Hardware Design Resource Allocation(RA) Thin Structure Single-Chip Neuromorphic Hardware Memristor Device Broadcasting Services Correction System Compressed Images Data Compression Illumination Invariant User Throughput Twiddle Factor Eye Detection Filter Order Multimedia Data Machine Learning Applications Multimedia Applications Number Of Layers Optical Ofdm Power Band Critical Path Harvest-Then-Transmit Protocol High-Quality Information And Communication Subthreshold Region Transmission Scheme Elimination Method Gain Control Successive Approximation Analog-To-Digital Converter(SAR ADC) Logic Depth Large Vocabulary Maximum Throughput Noise Figure(NF) Need For Non-Convex Allocation Scheme Buffer Size Backward Compatibility Deep Learning(DL) Heterogeneous Feature Hardware Model Internet Of Thing(IoT) Time Allocation Fixed-Point Fpga Device Finite Impulse Response (Fir) Filter Video Processing Weight Value Viterbi Decoder Speech Features Latency Time Modulation Scheme Mixed-Radix Multiplexing Of Data National Standard Overall Design Quasi-Cyclic Low-Density Parity-Check(QC-LDPC) Array Structure Binary Weight Channel State Information(CSI) Common Subexpression Elimination Discrete Cosine Transform Data Services(DSs) Design Exploration Hidden Markov Model Hardware And Software Integrity Verification Input And Output Random Access Preamble Sampling Time(Ts) 3GPP LTE Efficient Algorithms Eureka-147 Frequency Error(FE) Filter Coefficients Doppler Effect Visual Recognition Worst-Case Self-Quotient Image Latency Performance Large Memory Max-Log-Map Algorithm Network Model Physical Random Access Channel(PRACH) Artificial Neural Networks Cascaded Classifier Dual Method Design And Implementation Deep Neural Network(DNN) High Throughput(HTP) Iterative Algorithms Image Processing Subthreshold Cmos Enhanced Data Rate Experimental Result Energy-Efficient Transmission Feature Extraction Xilinx Vivado 2015 100 Gb/S System-On-Chip(SoC) Silicon Wafer Tv Applications Logical Depth Large-Scale Linear Discriminant Analysis(LDA) Micro-Processor Mobile Tv Max-Min Mobile Application(APP) Operating Frequency Performance Degradation Automatic Speech Recognition(ASR) Compression Ratio Cloud Computing Coherent Optical Orthogonal Frequency Division Multiplexing(CO-OFDM) Detection Method Data Broadcasting Decoder Architecture Deep Convolutional Neural Networks Development Environment Hardware System Illumination Effect Radix-16 Time Performance Fully-Connected Xilinx Fpga Two-Dimensional(2D) Symbol Mapping Multiple Constant Multiplication(MCM) Ofdm Systems Optical Communications Power Transmitter Power Allocation(PA) Preamble Detection Area-Efficient Application Software Baseband Chip CMOS RF Computer Vision(CV) Channel Decoder High Reliability Information Transfer Image Compression Reference Model Baseband Processor Finite Impulse Response Filter(FIR filter) Total Power Vision Application Wireless Multimedia Stand-Alone Lagrange Dual Linux Device Driver Object Region Operating System Pipelined Adc Operation Flow Power Delay Profile(PDP) Audio And Video Control Range Compression Method Caffe Framework Continuous Speech Detection Latency Digital Audio Broadcasting Hw-Sw Codesign Hybrid Mac Hardware Acceleration High Speed Hierarchical Modulation Hardware Implementation Simulation Results Radix-2 Recognition Performance Rf Front End Time Factor Transaction Level Model Time Duration Error Correction Fpga/Asic Implementation Verification Module Low Power Analog Low Power Dissipation Mnist Dataset