ETRI-Knowledge Sharing Plaform

Fpga Implementation High Performance Convolution Neural Network(CNN) Digital Multimedia Broadcasting Wireless-Powered Communication Network(WPCN) Xilinx Virtex Haar-Like Features Hardware Accelerator Artificial Intelligence Neuromorphic Hardware Cmos Technology Lte Uplink Turbo Decoder Low Latency Max-Log-Map Algorithm Optimal Solution Hardware And Software Low Power Dissipation Time Factor Multi-Antenna Viterbi Decoder MPEG-4 AVC Single Chip Latency Performance Energy Efficiency Optimization Memristor Device Hardware Implementation Error Correction H.264 Video Decoder Multimedia Decoding Face Detection Optimization Problem Real-Time Applications Hardware Design Low Power Consumption Face Recognition System Baseband Receiver Cmos Process Discrete Fourier Transform Fft Processor Overall Design Broadcasting Services Thin Structure Design And Implementation Fast Fourier Transform (Fft) Ultra-Thin Data Services(DSs) Standard Cell Library External Memory Low-If Virtual Platform Hardware Complexity Operating Frequency Compression Method Iterative Algorithms Operation Flow Peak Amplitude Power Ratio Power Band Development Environment Generalized Structure Software Architecture High Density Integration Micro-Processor High Speed Network Model Computing Environment Fixed Point Fully-Connected Critical Path Stand-Alone Decoder Architecture Data Compression Non-Convex Recognition Performance Ultra-High Density Detection Latency Experimental Result Multiplexing Of Data Compression Efficiency Multiple Constant Multiplication(MCM) Two-Dimensional(2D) Image Processing(IP) Rf Front-End Subthreshold Cmos Weight Value Discrete Cosine Transform Operating System Information And Communication Application Software Power Allocation(PA) Recognition Function Efficient Algorithms Hybrid Mac(HMAC) Twiddle Factor Radix-2 Subthreshold Region Elimination Method Large Memory Quasi-Cyclic Low-Density Parity-Check(QC-LDPC) Sample Data Graphics Processing Units(GPUs) Latency Time Self-Quotient Image Compression Algorithm Hidden Markov Model(HMM) High-Quality Allocation Scheme Long Term Evolution(LTE) Hardware Acceleration Memory Access Energy-Efficient Transmission Gain Control Ofdm Systems Preamble Detection Single Carrier Frequency Division Multiple Access(SCFDMA) Power Transmitter Linux Device Driver Buffer Size Dual Method Illumination Invariant Resource Allocation Fpga Board Linear Discriminant Analysis(LDA) Transmission Scheme Max-Min Remote Computing CMOS RF Cognitive Computing Coherent Optical Orthogonal Frequency Division Multiplexing(CO-OFDM) Compressed Images Deep Neural Network(DNN) Fpga/Asic Implementation Hardware Module Cascaded Classifier Backward Compatibility Finite Impulse Response (Fir) Filter Logic Depth New Materials Pre-Coding Coding Gain Inverse Fast Fourier Transform(IFFT) Iterative Decoder Parallel Processing Mnist Dataset Silicon Wafer Total Power Transaction Level Model Analog-To-Digital Converters(ADCs) Delay Time Simulation Results Hardware System Broadband Communication Channel State Information(CSI) Feature Extraction Dedicated Hardware Human Brain Heterogeneous Feature Low Power Analog Artificial Neural Network Caffe Framework Filter Order Research Institute Reference Model Communication System Hardware Model Mobile Tv Need For Physical Random Access Channel(PRACH) Symbol Mapping Von Neumann Automatic Speech Recognition(ASR) Audio And Video Control Range Data Broadcasting South Korea Successive Approximation Analog-To-Digital Converter(SAR ADC) Logical Depth Golomb-Rice Coding Tv Applications Access Method Mobile Application(APP) Object Recognition Radix-16 Wireless Powered Network Channel Decoder Machine Learning Applications Power Delay Profile(PDP) Modulation Scheme Lagrange Dual Large-Scale Multimedia Applications Virtex-6 Computer Architecture DVB-H Next-Generation Performance Degradation Doppler Effect Maximum Throughput Number Of Layers Power Efficient Verification Module Internet Of Things(IoT) Compression Ratio Detection Method Eureka-147 Image Compression Binary Weight Computer Vision(CV) Large Vocabulary Memory Bandwidth Sampling Time(Ts) Video Processing Baseband Chip Mobile Multimedia Object Region Pipelined Adc Random Access Preamble Worst-Case Correction System Time Performance High Reliability Integrity Verification System-On-Chip(SoC) Design Exploration Illumination Effect Time Duration Input-Output Wireless Multimedia User Throughput Memory Controller National Standard 3GPP LTE Deep Convolutional Neural Networks Continuous Speech Common Subexpression Elimination Digital Audio Broadcasting Reed-Solomon Decoder Noise Figure Efficient Operation Variable Length Coding Baseband Processor Fpga Device High Throughput Multimedia Data Enhanced Data Rate 100 Gb/S Eye Detection Array Structure Speech Features Hierarchical Modulation Cloud Computing Frequency Error Operation Method Harvest-Then-Transmit Protocol Optical Ofdm Source Coding Xilinx Fpga Xilinx Vivado 2015 Filter Coefficients Hw/Sw Co-Design Vision Application Visual Recognition Area-Efficient Information Transfer Lossless Compression Mixed-Radix Time Allocation