ETRI-Knowledge Sharing Plaform

Human Body Communication(HBC) Spiking Neural Networks Signal Transmission Wireless Body Area Network(WBAN) Field Programmable Gate Arrays(FPGA) Body Channel Body Area Networks(BANs) Electric Signal The Body Low Power Consumption Body Posture Path Loss Channel Characteristics Wearable Device Battery-Powered Root-Mean-Square Delay Spread High Data Rate Performance Evaluation Bio-Signal Acquisition Channel Modeling Transmission Medium Energy Harvester Capacitive Coupling Measurement And Analysis Inter-Symbol-Interference(ISI) Active Devices Transmitter And Receiver Event-Driven Creative Technology Rate Performance Measurement Setup Frequency Selective Digital Transmission Detection Probability Biometric Features Ultralow Power(ULP) Transmission Channel Maximum Data Rate Compressed Images Biometric System Distance Computation Energy Input Frame Synchronization Frame Detection Highly Reliable Low-Complexity Massively Parallel Pre-Processing Power Saving Practical Design Radio Frequency(RF) Specific Design Semiconductor Technology Soi Technology System Design Transceiver Design Unique Characteristics Communication Performance Clock And Data Recovery Convolution Neural Network(CNN) Capsule Endoscope Biological Behavior Electrode Surface Electrical Power Energy Efficiency High Resolution Image IEEE 802.15.6 Implantable Devices Integrate-And-Fire Model Mean Square Error(MSE) Network Configuration Platform Architecture Simplified Structure Selection Algorithm Semiconductor Manufacturing Transmission Scheme Temperature Effect Inversion(TEI) Transmission Method Voltage Drop Carrier-To-Noise Ratio(CNR) Channel Analysis Approximate Computation Biometric Recognition Electronic Devices Fixed-Point Internet Of Thing(IoT) Integrated Circuit Low Supply Voltage Measurement Method Mnist Database Modulation Method Network Applications Peak Detection Resource Utilisation Signal-To-Noise Various Approaches Voltage Range Cyclic Redundancy Check(CRC) Channel Measurement Clock Frequency Comprehensive Study Accelerator Design Down-Chirp Enabling Technologies Experimental Setup Frequency Calibration Gradient Descent Handwritten Digit Hardware Accelerator Increasing Temperature Leaky Integrate-And-Fire Model-Based Memory Footprint Measurement And Evaluation Operating Characteristics Path Gain Signal Detection Signal Distortion Single-Precision Signal Attenuation Signal Generation Communication Reliability Capsule Endoscopy Complementary Metal-Oxide-Semiconductor(CMOS) Classification Accuracy Attenuation Effect Analog Front-End Digital Circuit Device Applications Dispersive Effect Electronic Design Automation(EDA) Energy-Efficient Fingerprint Recognition Image Processing Image Data Impulse Response Measurement Iterative Algorithms Frequency Range Operating Frequency Processing Information Performance Degradation Performance Loss Reliable Communication Receiver Operating Characteristic(ROC) Spectral Mask Signal Noise Ratio(SNR) Support Vectormachine(SVM) System-On-Chip(SoC) Sensor Networks Signal Modulation Training And Testing Compression Ratio Computationally Expensive Chirp Signals Adaptive Filter Anti-Spoofing Detection Method Electrode Size Floating Point Filter Approach Hamming Distance Lock Time 3-Db Bandwidth Neural Network Training Operating Efficiency Operating Characteristic Curves Power Range Receive Filter Receiving Channel Spectral Efficiency(SE) Case Studies Communication System Development Process Digital Signal Processing Design Guidelines Delay Profiles Decision Boundary End Module Frequency Shift Energy Management Circuit Image Compression Ieee Standards Wide Range Maximum Likelihood (Ml) Detector Measured Data Multi-Source Machine Learning Algorithms Neural System Network Processing Neuromorphic System Object Region Process Information Power Delay Profile(PDP) Phase Inversion Signal Processing Module Receiver Front-End Threshold Range Transfer Function(DTF) User Recognition Unsupervised Training Variable Precision Classification Performance Accelerator Architecture Device Location Detection Algorithm Design Parameters Data Transmission Design Requirements End Nodes Hardware Implementation Interface Circuit Interference Effects Low Noise 48 V 100 Mhz 28nm Fd-Soi Wearable Electronic Device Output Voltage Small-Sized RISC-V Switching Noise Signal Processing Techniques System Reliability Spike Timing Dependent Plasticity Transmission Section