ETRI-Knowledge Sharing Plaform

Human Body Communication(HBC) Spiking Neural Networks Body Channel Wireless Body Area Network(WBAN) Field Programmable Gate Arrays(FPGA) Signal Transmission Body Area Networks(BANs) Low Power Consumption Electric Signal The Body Body Posture Path Loss Channel Characteristics Wearable Device Battery-Powered Transmitter And Receiver Inter-Symbol-Interference(ISI) Active Devices Measurement Setup Event-Driven Measurement And Analysis Energy Harvester Channel Modeling Performance Evaluation High Data Rate Ultralow Power(ULP) Transmission Channel Maximum Data Rate Root-Mean-Square Delay Spread Bio-Signal Acquisition Transmission Medium Creative Technology Rate Performance Frequency Selective Digital Transmission Biometric Features Capacitive Coupling Detection Probability Compressed Images Distance Computation Decision Boundaries Highly Reliable Pre-Processing Practical Design Power Saving Energy Input Frame Synchronization Frame Detection Radio Frequency(RF) Low-Complexity Massively Parallel Biometric System Unique Characteristics Specific Design Semiconductor Technology Transceiver Design Soi Technology System Design Convolution Neural Network(CNN) Capsule Endoscope Communication Performance Clock And Data Recovery Biological Behavior Transmission Method Transmission Scheme High Resolution Image IEEE 802.15.6 Integrate-And-Fire Model Implantable Devices Network Configuration Platform Architecture Electrical Power Energy Efficiency Electrode Surface Mean Square Error(MSE) Temperature Effect Inversion(TEI) Simplified Structure Semiconductor Manufacturing Selection Algorithm Channel Analysis Carrier-To-Noise Ratio(CNR) Approximate Computation Biometric Recognition Integrated Circuit Internet Of Thing(IoT) Network Applications Peak Detection Electronic Devices Resource Utilisation Low Supply Voltage Measurement Method Mnist Database Modulation Method Signal-To-Noise Voltage Drop Fixed-Point Channel Measurement Clock Frequency Comprehensive Study Down-Chirp Accelerator Design Cyclic Redundancy Check(CRC) Handwritten Digit Hardware Accelerator Increasing Temperature Operating Characteristics Path Gain Enabling Technologies Experimental Setup Gradient Descent Frequency Calibration Leaky Integrate-And-Fire Model-Based Memory Footprint Measurement And Evaluation Voltage Range Various Approaches Signal Detection Signal Attenuation Signal Distortion Signal Generation Single-Precision Complementary Metal-Oxide-Semiconductor(CMOS) Capsule Endoscopy Communication Reliability Classification Accuracy Digital Circuit Device Applications Dispersive Effect Attenuation Effect Analog Front-End Image Processing Image Data Impulse Response Measurement Iterative Algorithms Operating Frequency Processing Information Performance Degradation Performance Loss Electronic Design Automation(EDA) Energy-Efficient Frequency Range Fingerprint Recognition Reliable Communication Receiver Operating Characteristic(ROC) System-On-Chip(SoC) Spectral Mask Training And Testing Signal Noise Ratio(SNR) Spike-Timing-Dependent Plasticity Sensor Networks Signal Modulation Support Vectormachine(SVM) Compression Ratio Computationally Expensive Chirp Signals Detection Method Adaptive Filter Anti-Spoofing 3-Db Bandwidth Hamming Distance Neural Network Training Operating Characteristic Curves Operating Efficiency Electrode Size Power Range Floating Point Filter Approach Receive Filter Receiving Channel Lock Time Spectral Efficiency(SE) Communication System Case Studies Design Guidelines Development Process Digital Signal Processing Delay Profiles Image Compression Ieee Standards Network Processing Neuromorphic Systems Neural System Object Region Phase Inversion Process Information Power Delay Profile(PDP) Energy Management Circuit End Module Frequency Shift Receiver Front-End Measured Data Multi-Source Transfer Function(DTF) Machine Learning Algorithms Maximum Likelihood (Ml) Detector Wide Range User Recognition Unsupervised Training Threshold Range Signal Processing Module Classification Performance Detection Algorithm Data Transmission Device Location Design Requirements Accelerator Architecture 48 V Hardware Implementation Interface Circuit Interference Effects 100 Mhz Output Voltage End Nodes 28nm Fd-Soi RISC-V Low Noise Transmission Section Design Parameters Switching Noise Wearable Electronic Device Variable Precision Small-Sized Signal Processing Techniques System Reliability